Display device

US9929224B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9929224-B2
Application numberUS-201615270614-A
CountryUS
Kind codeB2
Filing dateSep 20, 2016
Priority dateDec 25, 2015
Publication dateMar 27, 2018
Grant dateMar 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes a circuit substrate that is formed of a plurality of layers stacked on each other and including a self-luminous element layer that emits light of controlled luminance from each of a plurality of unit pixels and a counter substrate that includes a light shielding layer that shields the light from the self-luminous element layer and so provided as to face the circuit substrate, and the light shielding layer has an opening so formed in an area shifted from an area facing the self-luminous element layer toward an edge of the counter substrate and along the edge of the counter substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a circuit substrate that is formed of a plurality of layers stacked on each other and including a self-luminous element layer that emits light of controlled luminance from each of a plurality of unit pixels; and a counter substrate that includes a light shielding layer that shields the light from the self-luminous element layer and so provided as to face the circuit substrate, wherein the light shielding layer has an opening so formed in an area shifted from an area facing the self-luminous element layer toward an edge of the counter substrate and along the edge of the counter substrate, wherein at least one of the plurality of layers includes a groove formed along an edge of the circuit substrate, the opening is provided in a position shifted from an inner surface that is one of inner surfaces of the groove and is closer to the self-luminous element layer toward the edge of the counter substrate, and wherein the plurality of layers are configured that a layer provided on an upper side is made of a material having an optical refractive index smaller than an optical refractive index of a material of which a layer provided in a lower side is made. 2. The display device according to claim 1 , wherein at least one of the plurality of layers has a cut section cut along an edge of the circuit substrate, and the opening is provided in a position shifted from a cut surface that is one of cut surfaces of the cut section and is closer to the self-luminous element layer toward the edge of the counter substrate. 3. The display device according to claim 2 , wherein the cut surface closer to the self-luminous element layer is an inclining surface. 4. The display device according to claim 2 , wherein a bank layer that separates the plurality of unit pixels from one another is disposed in the circuit substrate, and the at least one layer includes the bank layer. 5. The display device according to claim 4 , wherein an organic layer is disposed on a side opposite the self-luminous element layer with respect to the bank layer, and the at least one layer includes the organic layer. 6. The display device according to claim 1 , wherein the inner surface closer to the self-luminous element layer is an inclining surface. 7. The display device according to claim 1 , wherein a sealing film that covers the self-luminous element layer is disposed on a side that is one of two sides of the self-luminous element layer and faces the counter substrate, and the at least one layer includes the sealing film. 8. The display device according to claim 1 , further comprising a seal member provided along the opening and between the circuit substrate and the counter substrate. 9. The display device according to claim 1 , further comprising a seal member provided along the opening and between the circuit substrate and the counter substrate, wherein the seal member is made of a material having an optical refractive index smaller than an optical refractive index of a material of an uppermost layer of the plurality of layers. 10. The display device according to claim 1 , wherein the counter substrate includes a color filter layer.

Assignees

Inventors

Classifications

  • Peripheral sealing arrangements, e.g. adhesives, sealants · CPC title

  • Encapsulations · CPC title

  • comprising refractive means, e.g. lenses · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

  • H10K50/865Primary

    comprising light absorbing layers, e.g. light-blocking layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9929224B2 cover?
A display device includes a circuit substrate that is formed of a plurality of layers stacked on each other and including a self-luminous element layer that emits light of controlled luminance from each of a plurality of unit pixels and a counter substrate that includes a light shielding layer that shields the light from the self-luminous element layer and so provided as to face the circuit sub…
Who is the assignee on this patent?
Japan Display Inc
What technology area does this patent fall under?
Primary CPC classification H10K50/865. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).