Hybrid memory drives, computer system, and related method for operating a multi-mode hybrid drive

US9927975B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9927975-B2
Application numberUS-201615227165-A
CountryUS
Kind codeB2
Filing dateAug 3, 2016
Priority dateAug 3, 2016
Publication dateMar 27, 2018
Grant dateMar 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multi-mode hybrid memory drive comprises a bulk memory device and a removable cache memory device. A controller of the bulk memory device may be configured to operate the bulk memory device in either a stand-alone mode or a hybrid mode responsive to detecting the removable cache memory device being coupled with a cache port of the bulk memory device. A method of operating a multi-mode hybrid drive may also comprise monitoring a cache port of a bulk memory device to determine a presence of a removable cache memory device, operating the bulk memory device as a stand-alone drive responsive to determining the removable cache memory device is not present, and operating the bulk memory device as a hybrid drive using the removable cache memory device as a data cache responsive to determining the removable cache memory device is present. Additional hybrid memory drives and computer systems are also described.

First claim

Opening claim text (preview).

What is claimed is: 1. A hybrid memory drive, comprising: a bulk memory device including: bulk storage media including non-volatile memory; a cache port; and a first controller operably coupled with the cache port and the bulk storage media; and a removable cache memory device including: cache storage media including non-volatile memory; and a second controller operably coupled with the cache storage media, wherein the first controller is configured to operate the bulk memory device in either a stand-alone mode or a hybrid mode responsive to detecting the removable cache memory device being at least one of coupled with the cache port of the bulk memory device or valid for use as a cache for the bulk memory device to operate as a hybrid drive. 2. The hybrid memory drive of claim 1 , wherein the bulk storage media is configured as a hard disk drive. 3. The hybrid memory drive of claim 1 , wherein the bulk storage media is configured as a solid state drive. 4. The hybrid memory drive of claim 1 , wherein the second controller is configured to manage media accesses to the cache storage device responsive to commands received from the first controller when the removable cache memory device is coupled to the cache port. 5. The hybrid memory drive of claim 1 , wherein the bulk memory device is coupled with a host via a first bus selected from the group consisting of a Peripheral Component Interconnect Express (PCIe) bus, a Serial Advanced Technology Attachment (SATA) bus, a Parallel Advanced Technology Attachment (PATA) bus, a Small Computer System Interface (SCSI) bus, a Serial-attached SCSI (SAS) bus, and a Universal Serial Bus (USB). 6. The hybrid memory drive of claim 5 , wherein the bulk memory device is coupled with the removable cache memory device via a second bus selected from the group consisting of a Peripheral Component Interconnect Express (PCIe) bus, a Serial Advanced Technology Attachment (SATA) bus, a Parallel Advanced Technology Attachment (PATA) bus, a Small Computer System Interface (SCSI) bus, a Serial-attached SCSI (SAS) bus, and a Universal Serial Bus (USB). 7. The hybrid memory drive of claim 6 , wherein the first bus and the second bus are of the same bus type. 8. The hybrid memory drive of claim 6 , wherein the first bus and the second bus are of a different bus type, and the first controller is further configured to translate communications between the host and the removable cache memory device using different communication protocols. 9. The hybrid memory device of claim 1 , wherein the bulk storage media include non-volatile memory of a first type, and the cache storage media include non-volatile memory of a second type that is faster than the first type. 10. A non-volatile memory drive, comprising: bulk storage media including physical blocks of non-volatile memory; a cache port; and a controller operably coupled with the bulk storage media and the cache port, and configured to: detect whether a removable cache memory device having non-volatile memory is coupled with the cache port; and operate the non-volatile memory drive to use the removable cache memory device as a data cache during at least one of a read or write operation responsive to detecting the removable cache memory device is at least one of coupled or valid for use in with the bulk storage media as a hybrid drive. 11. The non-volatile memory drive of claim 10 , wherein the controller is further configured to operate the non-volatile memory drive to use the bulk storage media as a stand-alone drive responsive to detecting the removable cache memory device to not be coupled with the cache port or not valid for use with the bulk storage media. 12. The non-volatile memory drive of claim 10 , wherein the bulk storage media includes solid state storage media. 13. The non-volatile memory drive of claim 10 , wherein the bulk storage media includes magnetic storage media. 14. The non-volatile memory drive of claim 10 , wherein the controller is configured to translate communications with an external host using a first protocol and to communicate with the removable cache memory device using a second protocol. 15. The non-volatile memory drive of claim 10 , wherein the cache port includes a slot configured to receive the removable cache memory device inserted therein. 16. A method of operating a multi-mode hybrid drive, the method comprising: monitoring a cache port of a bulk memory device to determine a presence of a removable cache memory device; operating the bulk memory device as a stand-alone drive responsive to determining the removable cache memory device is not present; and operating the bulk memory device as a hybrid drive using the removable cache memory device as a data cache responsive to determining the removable cache memory device is present. 17. The method of claim 16 , wherein monitoring the cache port is initiated responsive to a power up of the bulk memory device. 18. The method of claim 16 , further comprising: determining if the removable cache memory device is valid; operating the bulk memory device as a stand-alone drive responsive to determining the removable cache memory device is not valid; and operating the bulk memory device as a hybrid drive using the removable cache memory device as a data cache responsive to determining the removable cache memory device is valid. 19. The method of claim 18 , wherein determining if the cache memory device is valid includes interrogating the removable cache memory device to determine operational parameters of the removable cache memory device. 20. The method of claim 19 , wherein the operational parameters include at least one of a capacity, a memory type, endurance, or a speed of the removable cache memory device. 21. The method of claim 19 , wherein determining if the cache memory device is valid further includes determining if one or more of the operational parameters falls outside of a predetermined range. 22. A computer system, comprising: a chipset; and a multi-mode hybrid drive operably coupled with the chipset, the multi-mode hybrid drive configured to enable a stand-alone mode for the multi-mode hybrid drive responsive to a removable cache memory device not being coupled to a cache port of the multi-mode hybrid drive, and to enable a hybrid mode for the multi-mode hybrid drive responsive to the removable cache memory device being coupled to a cache port of the multi-mode hybrid drive. 23. The computer system of claim 22 , further comprising: a processor operably coupled with the chipset; a graphics processor operably coupled with the chipset and a display; and I/O devices operably coupled with the chipset. 24. The computer system of claim 22 , wherein the chipset is operably coupled with the multi-mode hybrid drive via at least one of a Peripheral Component Interconnect Express (PCIe) bus, a Serial Advanced Technology Attachment (SATA) bus, a Parallel Advanced Technology Attachment (PATA) bus, a Small Computer System Interface (SCSI) bus, and a Serial-attached SCSI (SAS) bus. 25. The computer system of claim 22 , further comprising one of a desktop computer, a laptop computer, a tablet computer, a server, an electronic reader, a communication device, or a computing system incorporating the chipset and the multi-mode hybrid drive.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9927975B2 cover?
A multi-mode hybrid memory drive comprises a bulk memory device and a removable cache memory device. A controller of the bulk memory device may be configured to operate the bulk memory device in either a stand-alone mode or a hybrid mode responsive to detecting the removable cache memory device being coupled with a cache port of the bulk memory device. A method of operating a multi-mode hybrid …
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification G06F12/0873. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).