Dimming circuit for digital control

US9924575B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9924575-B2
Application numberUS-201615380683-A
CountryUS
Kind codeB2
Filing dateDec 15, 2016
Priority dateDec 31, 2015
Publication dateMar 20, 2018
Grant dateMar 20, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A dimming circuit for digital control includes two output terminals, a voltage sampling unit, an error amplifier unit, and an impedance transforming unit. The MCU voltage generating unit configured for setting the output voltage of the dimming circuit. The error amplifier unit is configured for comparing the voltage value between the two output terminals with the output voltage set by the MCU voltage generating unit. The impedance transforming is configured for adjusting the resistance value thereof according to the output of the error amplifier unit so as that the output voltage value of the dimming circuit for digital control is equal to the output voltage value set by the MCU voltage generating unit. While using the MCU voltage generating unit under programming of the user, the dimming circuit 100 can automatically perform the output of the LED lamp required by the user.

First claim

Opening claim text (preview).

What is claimed is: 1. A digital dimming circuit, comprising: two output terminals; a voltage sampling unit electrically connected between the two output terminals, the voltage sampling unit configured for sampling a voltage value between the two output terminals; an error amplifier unit electrically connected the voltage sampling unit; an impedance transforming unit electrically connected to output ends of the error amplifier unit; and a MCU (Microcontroller Unit) voltage generating unit electrically connected to input ends of the error amplifier unit, the MCU voltage generating unit configured for setting an output voltage of the digital dimming circuit, wherein the error amplifier unit is configured for comparing the voltage value between the two output terminals with the output voltage set by the MCU voltage generating unit, the impedance transforming unit comprises an NPN-typed triode (Q 1 ) and is configured for adjusting a resistance value of the NPN-typed triode (Q 1 ) according to an output value of the error amplifier unit so as that the output voltage value of the digital dimming circuit is equal to the output voltage value set by the MCU voltage generating unit. 2. The digital dimming circuit as claimed in claim 1 , wherein the voltage sampling unit comprises two resistors connected in series between said two output terminals, the error amplifier unit is electrically connected between the two resistors. 3. The digital dimming circuit as claimed in claim 1 , wherein the error amplifier unit comprises an operational amplifier, a non-inverting input terminal of the operational amplifier is electrically connected with the voltage sampling unit, an inverting input terminal of the operational amplifier is electrically connected with the MCU voltage generating unit, an output of the operational amplifier is electrically connected with the impedance transforming unit. 4. The digital dimming circuit as claimed in claim 3 , wherein the impedance transforming unit comprises a resistor, the resistor is electrically connected between the error amplifier unit and the NPN type triode, the base of the NPN type triode is electrically connected with the resistor, the collector of the NPN type triode is electrically connected to one of the two output terminals, and the emitter of the NPN type is grounded. 5. The digital dimming circuit as claimed in claim 1 , wherein a voltage signal generated by the MCU voltage generating unit is a PWM signal or a DA (Digital/Analog) signal. 6. The digital dimming circuit as claimed in claim 1 , wherein a voltage signal generated by the MCU voltage generating unit is a PWM signal, the MCU voltage generating unit comprises a resistor, a capacitor, and a PWM signal generator, the resistor is electrically connected in series between the PWM signal generator and the error amplifier unit, the capacitor is electrically connected between the resistor and the ground. 7. The digital dimming circuit as claimed in claim 1 , wherein a voltage signal generated by the MCU voltage generating unit is a DA (Digital/Analog) signal, the MCU voltage generating unit comprises two resistors, and a DA signal generator, the two resistors is electrically connected in series between the DA signal generator and ground, one of the input terminals of the error amplifier unit is electrically connected between the two resistors. 8. The digital dimming circuit as claimed in claim 1 , wherein the error amplifier unit is composed of an analog circuit, and comprises three triodes (Q 1 , Q 2 , Q 3 ) and three resistors (R 1 , R 2 and R 3 ), one end of the resistor (R 3 ) is electrically connected to the emitters of the triode (Q 1 ) and the triode (Q 2 ), another end of the resistor (R 3 ) is electrically connected to a power supply end, a base of the triode (Q 1 ) is electrically connected with the voltage sampling unit, the collector of the triode (Q 1 is grounded, a base of the triode (Q 2 ) is grounded, a collector of the triode (Q 2 ) is electrically connected to a base of the triode (Q 3 ), the resistor (R 1 ) is electrically connected in series between the base of the triode (Q 3 ) and ground, one end of the resistor (R 2 ) is electrically connected to one of the output terminals, the other end of the resistor (R 2 ) is electrically connected to the collector of the triode (Q 3 ), the emitter of the triode (Q 3 ) is grounded. 9. The digital dimming circuit as claimed in claim 8 , wherein the impedance transforming unit comprises a PNP-typed triode, a base of the PNP-typed triode is electrically connected to the collector of the triode (Q 3 ), a emitter of the PNP-typed triode is electrically connected to one of the two output terminals, and the collector of the PNP-typed triode is grounded.

Assignees

Inventors

Classifications

  • H05B45/44Primary

    with an active control inside an LED matrix · CPC title

  • H05B45/10Primary

    Controlling the intensity of the light · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9924575B2 cover?
A dimming circuit for digital control includes two output terminals, a voltage sampling unit, an error amplifier unit, and an impedance transforming unit. The MCU voltage generating unit configured for setting the output voltage of the dimming circuit. The error amplifier unit is configured for comparing the voltage value between the two output terminals with the output voltage set by the MCU v…
Who is the assignee on this patent?
Self Electronics Co Ltd, Lin Wanjiong, Self Electronics Usa Corp
What technology area does this patent fall under?
Primary CPC classification H05B45/44. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 20 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).