Non-intrusive software verification
US-2015339214-A1 · Nov 26, 2015 · US
US9921949B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9921949-B2 |
| Application number | US-201514968399-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 14, 2015 |
| Priority date | Dec 30, 2014 |
| Publication date | Mar 20, 2018 |
| Grant date | Mar 20, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of the present disclosure provide a method, a computer program product and a computing device for software test by wherein a computing device, wherein at least one virtual hardware component, each virtual hardware component simulating a behavior of a hardware component associated with a to-be-tested software, and testing the to-be-tested software based on the behavior simulated by the at least one virtual hardware component.
Opening claim text (preview).
What is claimed is: 1. A method for software test, the method comprising: providing, by a computing device, at least one virtual hardware component, each virtual hardware component simulating a behavior of a hardware component associated with a to-be-tested software; and testing the to-be-tested software based on the behavior simulated by the at least one virtual hardware component; wherein multiple instances of the to-be-tested software is enabled to be tested using multiple instances of the virtual hardware component; testing multiple instances of the to-be-tested software in parallel based on the behavior simulated by the plurality of virtual hardware components; wherein the simulated behavior of the hardware component includes at least one of a normal behavior and an error behavior of the hardware component. 2. The method according to claim 1 , wherein the computing device has at least a central processor and a memory. 3. The method according to claim 2 , further comprising: providing, by a computing device, a virtual bus corresponding to the at least one virtual hardware component, wherein the at least one virtual hardware component is coupled to the central processor and the memory via the virtual bus. 4. The method according to claim 1 , wherein the computing device includes an already developed hardware component that is associated with the to-be-tested software. 5. The method according to claim 4 , wherein a plurality of virtual hardware components are provided by the computing device. 6. A computing device for software test, configured to provide at least one virtual hardware component, each virtual hardware component simulating a behavior of a hardware component associated with a to-be-tested software; and test the to-be-tested software based on the behavior simulated by the at least one virtual hardware component wherein multiple instances of the to-be-tested software is enabled to be tested using multiple instances of the virtual hardware component provided by the computing device; testing multiple instances of the to-be-tested software in parallel based on the behaviors simulated by the plurality of virtual hardware components; wherein the simulated behavior of the hardware component includes at least one of a normal behavior and an error behavior of the hardware component. 7. The computing device according to claim 6 , wherein the computing device has at least a central processor and a memory. 8. The computing device according to claim 7 , configured to provide a virtual bus corresponding to the at least one virtual hardware component, wherein the at least one virtual hardware component is coupled to the central processor and the memory via the virtual bus. 9. The computing device according to claim 6 , wherein the computing device includes an already developed hardware component that is associated with the to-be-tested software. 10. The computing device according claim 9 , wherein the computing device provides a plurality of virtual hardware components. 11. A computer program product comprising: a non-transitory computer readable medium encoded with computer executable program code, wherein the code enables execution across one or more processors for providing, by a computing device, at least one virtual hardware component, each virtual hardware component simulating a behavior of a hardware component associated with a to-be-tested software; and testing the to-be-tested software based on the behavior simulated by the at least one virtual hardware component; wherein multiple instances of the to-be-tested software is enabled to be tested using multiple instances of the virtual hardware component; testing multiple instances of the to-be-tested software in parallel based on the behavior simulated by the plurality of virtual hardware components; wherein the simulated behavior of the hardware component includes at least one of a normal behavior and an error behavior of the hardware component. 12. The computer program product according to claim 11 , wherein the computing device has at least a central processor and a memory. 13. The computer program product according to claim 12 , further comprising: providing, by a computing device, a virtual bus corresponding to the at least one virtual hardware component, wherein the at least one virtual hardware component is coupled to the central processor and the memory via the virtual bus. 14. The computer program product according to claim 11 , wherein the computing device includes an already developed hardware component that is associated with the to-be-tested software. 15. The computer program product according to claim 14 , wherein a plurality of virtual hardware components are provided by the computing device.
Design verification, e.g. functional simulation or model checking · CPC title
by simulating additional hardware, e.g. fault simulation · CPC title
I/O management, e.g. providing access to device drivers or storage · CPC title
for test execution, e.g. scheduling of test suites · CPC title
Software maintenance or management · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.