Liquid crystal display device and method for manufacturing the same

US9917112B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9917112-B2
Application numberUS-201615088200-A
CountryUS
Kind codeB2
Filing dateApr 1, 2016
Priority dateSep 13, 2010
Publication dateMar 13, 2018
Grant dateMar 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a method to manufacture a liquid crystal display device in which a contact hole for the electrical connection of the pixel electrode and one of the source and drain electrode of a transistor and a contact hole for the processing of a semiconductor layer are formed simultaneously. The method contributes to the reduction of a photography step. The transistor includes an oxide semiconductor layer where a channel formation region is formed.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a transistor comprising: a gate electrode; an gate insulating layer over the gate electrode; a first oxide semiconductor layer over the gate insulating layer; a first metal oxide layer over and in contact with the first oxide semiconductor layer; and a first conductive layer over and in contact with the first metal oxide layer, the first conductive layer electrically connected to the first oxide semiconductor layer; and a connecting portion comprising: a second conductive layer; the gate insulating layer over the second conductive layer; an second oxide semiconductor layer over the gate insulating layer; a second metal oxide layer over and in contact with the second oxide semiconductor layer; a contact hole provided in the gate insulating layer, the second oxide semiconductor layer, and the second metal oxide layer; and a third conductive layer electrically connected to the second conductive layer through the contact hole, wherein the third conductive layer is in contact with a side surface of each of the gate insulating layer, the second oxide semiconductor layer, and the second metal oxide layer. 2. The display device according to claim 1 , wherein the gate electrode and the second conductive layer are provided on a same surface. 3. The display device according to claim 1 , wherein the gate electrode and the second conductive layer comprise a first layer and a second layer on the first layer, and wherein the first layer comprises titanium and the second layer comprises copper. 4. The display device according to claim 1 , wherein the first oxide semiconductor layer and the second oxide semiconductor layer are provided on a same surface of the gate insulating layer. 5. The display device according to claim 1 , wherein the first oxide semiconductor layer and the second conductive layer comprise indium and zinc, and further comprising one of gallium, tin, hafnium, and aluminum. 6. The display device according to claim 1 , wherein the first metal oxide layer and the second metal oxide layer are continuous, and wherein the first metal oxide layer and the second metal oxide layer comprise one of silicon oxide, silicon oxynitride, hafnium oxide, aluminum oxide, and gallium oxide. 7. The display device according to claim 1 , wherein the first conductive layer and the third conductive layer comprise a same material. 8. The display device according to claim 1 , wherein the first conductive layer and the third conductive layer comprise a light-transmitting conductive material. 9. The display device according to claim 1 , further comprising a source electrode and a drain electrode electrically connected to the first oxide semiconductor layer, wherein an edge portion of each of the source electrode and the drain electrode is provided inside of an edge of the first oxide semiconductor layer. 10. A display device comprising: a transistor comprising: a gate electrode; an gate insulating layer over the gate electrode; a first oxide semiconductor layer over the gate insulating layer; a first metal oxide layer over and in contact with the first oxide semiconductor layer; and a first conductive layer over and in contact with the first metal oxide layer, the first conductive layer electrically connected to the first oxide semiconductor layer; and a connecting portion comprising: a second conductive layer; the gate insulating layer over the second conductive layer; an second oxide semiconductor layer over the gate insulating layer; a second metal oxide layer over and in contact with the second oxide semiconductor layer; a contact hole provided in the gate insulating layer, the second oxide semiconductor layer, and the second metal oxide layer; and a third conductive layer electrically connected to the second conductive layer through the contact hole, wherein the third conductive layer is in contact with a side surface of each of the gate insulating layer, the second oxide semiconductor layer, and the second metal oxide layer, and wherein a portion of the side surface of the second oxide semiconductor layer is projected from a portion of the side surface of the second metal oxide layer. 11. The display device according to claim 10 , wherein the gate electrode and the second conductive layer are provided on a same surface. 12. The display device according to claim 10 , wherein the gate electrode and the second conductive layer comprise a first layer and a second layer on the first layer, and wherein the first layer comprises titanium and the second layer comprises copper. 13. The display device according to claim 10 , wherein the first oxide semiconductor layer and the second oxide semiconductor layer are provided on a same surface of the gate insulating layer. 14. The display device according to claim 10 , wherein the first oxide semiconductor layer and the second conductive layer comprise indium and zinc, and further comprising one of gallium, tin, hafnium, and aluminum. 15. The display device according to claim 10 , wherein the first metal oxide layer and the second metal oxide layer are continuous, and wherein the first metal oxide layer and the second metal oxide layer comprise one of silicon oxide, silicon oxynitride, hafnium oxide, aluminum oxide, and gallium oxide. 16. The display device according to claim 10 , wherein the first conductive layer and the third conductive layer comprise a same material. 17. The display device according to claim 10 , wherein the first conductive layer and the third conductive layer comprise a light-transmitting conductive material. 18. The display device according to claim 10 , further comprising a source electrode and a drain electrode electrically connected to the first oxide semiconductor layer, wherein an edge portion of each of the source electrode and the drain electrode is provided inside of an edge of the first oxide semiconductor layer. 19. The display device according to claim 1 , wherein the first metal oxide layer and the second metal oxide layer comprise indium and zinc. 20. The display device according to claim 10 , wherein the first metal oxide layer and the second metal oxide layer comprise indium and zinc. 21. The display device according to claim 1 , wherein the first conductive layer and the third conductive layer are formed by etching a same conductive layer. 22. The display device according to claim 10 , wherein the first conductive layer and the third conductive layer are formed by etching a same conductive layer. 23. The display device according to claim 1 , further comprising: a fourth conductive layer over the transistor, wherein: the fourth conductive layer contains indium zinc oxide, and the fourth conductive layer overlaps with a channel formation region of the first oxide semiconductor layer. 24. The display device according to claim 10 , further comprising: a fourth conductive layer over the transistor, wherein: the fourth conductive layer contains indium zinc oxide, and the fourth conductive layer overlaps with a channel formation region of the first oxide semiconductor layer. 25. An electronic device comprising the display device according to claim 1 , wherein the electronic device is one selected from a liquid crystal display device, a sheet-type computer, a television device, a cellular phone, and an electronic book.

Assignees

Inventors

Classifications

  • Through-hole connection of the pixel electrode to the active element through an insulation layer · CPC title

  • Active matrix addressed cells {(G02F1/134336, G02F1/134363 take precedence)} · CPC title

  • Electrodes {(reflective electrodes G02F1/133553)} · CPC title

  • G02F1/1333Primary

    Constructional arrangements; {Manufacturing methods}(G02F1/135, G02F1/136 take precedence) · CPC title

  • Storage capacitors associated with the pixel electrode · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9917112B2 cover?
Provided is a method to manufacture a liquid crystal display device in which a contact hole for the electrical connection of the pixel electrode and one of the source and drain electrode of a transistor and a contact hole for the processing of a semiconductor layer are formed simultaneously. The method contributes to the reduction of a photography step. The transistor includes an oxide semicond…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification G02F1/1333. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).