Semiconductor device and method of manufacturing the same

US9917092B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9917092-B2
Application numberUS-201514980071-A
CountryUS
Kind codeB2
Filing dateDec 28, 2015
Priority dateJan 20, 2015
Publication dateMar 13, 2018
Grant dateMar 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of manufacturing a semiconductor device includes: forming an insulating film above a semiconductor substrate; forming a conductive film on the insulating film; forming a dielectric film on the conductive film; forming a plurality of upper electrodes at intervals on the dielectric film; forming a first protective insulating film on the upper electrodes and the dielectric film by a sputtering method; forming a second protective insulating film on the first protective insulating film by an atomic layer deposition method, thereby filling gaps of a grain boundary of the dielectric film with the second protective insulating film; and patterning the conductive film after the second protective insulating film is formed to provide a lower electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a semiconductor device, the method comprising: forming an insulating film above a semiconductor substrate; forming a conductive film on the insulating film; forming a dielectric film on the conductive film, the dielectric film being including a ferroelectric; forming a plurality of upper electrodes at intervals on the dielectric film; forming a first protective insulating film on the upper electrodes and the dielectric film by a sputtering method, thereby narrowing the width of gaps generated along a grain boundary of the dielectric film to an extent that the gaps are not completely filled with the first protective insulating film; forming a second protective insulating film on the first protective insulating film by an atomic layer deposition method, thereby filling the gaps with the second protective insulating film; and patterning the conductive film after the second protective insulating film is formed to provide a lower electrode, thereby forming a ferroelectric capacitor including the upper electrodes, the dielectric film, and the lower electrode. 2. The method of manufacturing a semiconductor device according to claim 1 , the method further comprising: forming a third protective insulating film on the second protective insulating film and on a side surface of the dielectric film. 3. The method of manufacturing a semiconductor device according to claim 1 , the method further comprising: heating the semiconductor substrate after the ferroelectric capacitor is formed. 4. The method of manufacturing a semiconductor device according to claim 3 , wherein the heating the semiconductor substrate is carried out in an oxygen-containing atmosphere. 5. The method of manufacturing a semiconductor device according to claim 4 , the method further comprising: forming an interlayer insulating film on the ferroelectric capacitor, wherein the heating the semiconductor substrate is carried out after the interlayer insulating film is formed. 6. The method of manufacturing a semiconductor device according to claim 1 , wherein the patterning the conductive film includes: forming a resist film on the second protective insulating film; and etching, under an etching condition in which a side surface of the resist film recedes, portions of the conductive film, the first protective insulating film, and the second protective insulating film, the portions not being covered with the resist film, to provide the conductive film left without being etched as the lower electrode, and a total film thickness of the first protective insulating film and the second protective insulating film is set to a thickness which allows at least one of the first protective insulating film and the second protective insulating film to remain on the dielectric film in a space between the plurality of upper electrodes when the etching is finished. 7. The method of manufacturing a semiconductor device according to claim 1 , wherein the second protective insulating film contacts with crystal grains of the dielectric film.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

  • comprising barrier layers to prevent diffusion of hydrogen or oxygen · CPC title

  • H10D1/684Primary

    the dielectrics comprising multiple layers, e.g. comprising buffer layers, seed layers or gradient layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9917092B2 cover?
A method of manufacturing a semiconductor device includes: forming an insulating film above a semiconductor substrate; forming a conductive film on the insulating film; forming a dielectric film on the conductive film; forming a plurality of upper electrodes at intervals on the dielectric film; forming a first protective insulating film on the upper electrodes and the dielectric film by a sputt…
Who is the assignee on this patent?
Fujitsu Semiconductor Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/11507. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).