Semiconductor device, and method for assembling semiconductor device

US9917031B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9917031-B2
Application numberUS-201514878539-A
CountryUS
Kind codeB2
Filing dateOct 8, 2015
Priority dateSep 30, 2013
Publication dateMar 13, 2018
Grant dateMar 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes an insulating substrate; a semiconductor element mounted on the insulating substrate; and a radiation block bonded to the semiconductor element. The radiation block includes a three-dimensional radiation portion and a base portion connected to the radiation portion. The radiation portion of the radiation block has a pin shape, a fin shape, or a porous shape.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: an insulating substrate; a semiconductor element mounted on the insulating substrate, and having first electrodes connected to bonding wires and second electrodes on an upper surface thereof; a radiation block including a base portion, and a radiation portion integrally formed with the base portion and extending from the base portion, the radiation portion having a plurality of pins or fins and bonded to the second electrodes of the semiconductor element; a plurality of metal film regions formed on the insulating substrate and connected to the first electrodes through the bonding wires; a plurality of lead pins electrically and mechanically connected to the plurality of metal film regions, and a metal substrate fixed with one unit module, wherein the one unit module comprises the insulating substrate, the semiconductor element, the radiation block, the plurality of metal film regions and the plurality of lead pins, a frame made of resin and provided in a periphery of the insulating substrate, and a sealing material filled inside the frame so that the plurality of pins or fins is completely covered by the sealing material, and the base portion and the plurality of lead pins are exposed from the sealing material. 2. The semiconductor device according to claim 1 , further comprising: a conductive plate electrically connected to the semiconductor element through the radiation block. 3. The semiconductor device according to claim 1 , further comprising a lead pin block integrally fixing the plurality of lead pins together. 4. The semiconductor device according to claim 1 , wherein a plurality of unit modules, each being formed of said one unit module, is mounted on the metal substrate, and semiconductor elements of the plurality of said unit modules are electrically connected with a conductive plate. 5. The semiconductor device according to claim 1 , further comprising: a metal plate provided between the insulating substrate and the semiconductor element. 6. The semiconductor device according to claim 1 , wherein the one unit module further comprises a lead pin block integrally fixing the plurality of lead pins together. 7. The semiconductor device according to claim 6 , wherein the radiation block and the lead pin block are separately provided. 8. The semiconductor device according to claim 1 , wherein the frame includes a protrusion provided on a bottom thereof. 9. The semiconductor device according to claim 1 , further comprising: a case accommodating the metal substrate, and another sealing material filled inside the case. 10. The semiconductor device according to claim 9 , wherein said another sealing material filled inside the case is formed from a material different from the sealing material filled inside the frame. 11. The semiconductor device according to claim 1 , further comprising a feed block mounted on the insulating substrate and supplying power from outside to the semiconductor element, the feed block being located inside the frame so that an upper surface of the feed block is exposed from the sealing material. 12. A method for assembling a semiconductor device, comprising: preparing a unit module including an insulating substrate, a semiconductor element mounted on the insulating substrate having first electrodes, a radiation block bonded to the semiconductor element and having a base portion and a radiation portion integrally formed together to form a three-dimensional radiation portion, a plurality of metal film regions formed on the insulating substrate and connected to the first electrodes; fixing the unit module to a metal substrate; arranging a frame made of resin in a periphery of the insulating substrate of the unit module fixed to the metal substrate; electrically and mechanically connecting a plurality of lead pins to the plurality of metal film regions; filling a sealing material inside the frame so that the radiation portion is completely covered by the sealing material, and the base portion and the plurality of lead pins are exposed from the sealing material; arranging a case to enclose the frame; and bonding the case to the metal substrate. 13. A method for assembling a semiconductor device, comprising: preparing an insulating substrate; a semiconductor element mounted on the insulating substrate, and having first electrodes connected to bonding wires and second electrodes on an upper surface thereof; a radiation block including a base portion, and a radiation portion integrally formed with the base portion and extending from the base portion, the radiation portion having a plurality of pins or fins and bonded to the second electrodes of the semiconductor element; a plurality of metal film regions formed on the insulating substrate and connected to the first electrodes through the bonding wires; a plurality of lead pins electrically and mechanically connected to the plurality of metal film regions; and a frame made of resin and fixed to a periphery of the insulating substrate, the frame surrounding the semiconductor element the radiation block, the plurality of metal film regions and the plurality of lead pins; filling a sealing material inside of the frame such that the plurality of pins or fins is completely covered by the sealing material, and the base portion and the plurality of lead pins are exposed from the sealing material, to thereby prepare a unit module; fixing the unit module to a metal substrate; and bonding a case enclosing the unit module to the metal substrate.

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • Encapsulations, e.g. protective coatings · CPC title

  • changes in shapes · CPC title

  • Soldering or alloying · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9917031B2 cover?
A semiconductor device includes an insulating substrate; a semiconductor element mounted on the insulating substrate; and a radiation block bonded to the semiconductor element. The radiation block includes a three-dimensional radiation portion and a base portion connected to the radiation portion. The radiation portion of the radiation block has a pin shape, a fin shape, or a porous shape.
Who is the assignee on this patent?
Fuji Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W40/228. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).