Zone selective interlocking and circuit protection device monitoring in a power distribution system
US-2016141861-A1 · May 19, 2016 · US
US9916193B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9916193-B2 |
| Application number | US-201414552650-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 25, 2014 |
| Priority date | Jan 16, 2014 |
| Publication date | Mar 13, 2018 |
| Grant date | Mar 13, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A zone selective interlocking device includes a first port, a second port, an input bus, an output bus and a query signal receiving branch. The first and second port each are switchable between two states, connected to the input bus and connected to the output bus, and the zone selective interlocking device is operable in a first mode. In the first mode, the query signal receiving branch is turned on. Within a preset timeslot, a link fault query signal is permitted to be inputted to the query signal receiving branch through the first port, while a link fault query signal is prevented from being inputted to the query signal receiving branch through the second port. Based on whether a link fault query signal is received within the timeslot, a judgment is made on whether a fault has occurred in a communication link connected to a corresponding port.
Opening claim text (preview).
What is claimed is: 1. A zone selective interlocking device, comprising: a first port; a second port; an input bus; an output bus; and a query signal receiving branch, two ends of the input bus and output bus being connected to the first port and second port, respectively, the first port and second port each switchable between a first state of being connected to the input bus and a second state of being connected to the output bus, the zone selective interlocking device being operable in a first mode, wherein, in the first mode, the query signal receiving branch is turned on, and within a timeslot, a link fault query signal is permitted to be inputted to the query signal receiving branch through one of the first and second ports, while a link fault query signal is prevented from being inputted to the query signal receiving branch through another of the first and second ports, and wherein, based on whether a link fault query signal is received within the timeslot, a judgment is made on whether a fault has occurred in a communication link connected to a corresponding one of the first and second ports. 2. The zone selective interlocking device of claim 1 , further comprising: a communication signal sending branch, connected to the output bus; and a communication signal receiving branch connected to the input bus, the zone selective interlocking device being switchable between the first mode and a second mode; wherein, in the first mode, the communication signal receiving branch and the communication signal sending branch are turned off; and wherein, in the second mode, the communication signal receiving branch and the communication signal sending branch are turned on, while the query signal receiving branch is turned off, and one of the first port and second port is set to be in the state of being connected to the input bus, and the other of the first and second port is set to be in the state of being connected to the output bus. 3. The zone selective interlocking device of claim 2 , further comprising: a first switch unit disposed on the input bus; another query signal receiving branch, the query signal receiving branch and the another query signal receiving branch being connected to the input bus on two sides of the first switch unit; wherein in the first mode, the first switch unit is turned off, and within the timeslot, the first port is set to be in the state of being connected to the input bus, to permit a link fault query signal to be inputted to one of the two query signal receiving branches through the first port, and the second port is set to be in the state of being connected to the input bus, to permit a link fault query signal to be inputted to the other of the two query signal receiving branch through the second port; in the second mode, the first switch unit is turned on. 4. The zone selective interlocking device of claim 3 , further comprising: a query signal sending branch connected to the output bus, settable to be in a first configuration or a second configuration; wherein when the query signal sending branch set to be in the first configuration, the zone selective interlocking device switches between the first mode and the second mode, wherein the query signal sending branch is turned off in the second mode; and when the query signal sending branch set to be in the second configuration, the zone selective interlocking device is switchable between the second mode and a third mode, wherein the query signal sending branch is turned off in the second mode; and wherein, in the third mode, the communication signal receiving branch and communication signal sending branch are turned off, the query signal sending branch is turned on, and within the timeslot, a link fault query signal is permitted to be outputted from the query signal sending branch to one of the first and second ports, and a link fault query signal is prevented from being outputted from the query signal sending branch to another of the first and second ports. 5. The zone selective interlocking device of claim 4 , wherein, in the third mode, the timeslot comprises a first timeslot and a second timeslot; and wherein within the first timeslot, the first port is set to be in the state of being connected to the output bus, and the second port is set to be in the state of being connected to the input bus; and within the second timeslot, the first port is set to be in the state of being connected to the input bus, while the second port is set to be in the state of being connected to the output bus. 6. The zone selective interlocking device of claim 5 , wherein the query signal sending branch comprises: a bipolar junction transistor, an LED, and a switch unit connected in series, the LED being between the switch unit and the bipolar junction transistor, wherein the bipolar junction transistor, by way of an emitter and collector of the bipolar junction transistor, is connected in series in the circuit formed by the series-connected LED and switch unit, a base of the bipolar junction transistor is used for receiving an excitation signal, and a conducting direction of the LED is a same as a direction from the emitter to the collector of the bipolar junction transistor. 7. The zone selective interlocking device of claim 4 , further comprising: a second switch unit disposed on the output bus, the two query signal sending branches being connected to the output bus on two sides of the second switch unit, respectively; wherein, in the third mode, the second switch unit is turned off, and within the timeslot, the first port is set to be in the state of being connected to the output bus, to permit a link fault query signal to be outputted from one of the two query signal sending branches to the first port, and the second port is set to be in the state of being connected to the output bus, to permit a link fault query signal to be outputted from the other of the two query signal sending branches to the second port; and in the second mode, the second switch unit is turned on. 8. The zone selective interlocking device of claim 7 , wherein the query signal sending branch comprises: a bipolar junction transistor, an LED, and a switch unit connected in series, the LED being between the switch unit and the bipolar junction transistor, wherein the bipolar junction transistor, by way of an emitter and collector of the bipolar junction transistor, is connected in series in the circuit formed by the series-connected LED and switch unit, a base of the bipolar junction transistor is used for receiving an excitation signal, and a conducting direction of the LED is a same as a direction from the emitter to the collector of the bipolar junction transistor. 9. The zone selective interlocking device of claim 4 , wherein the query signal sending branch comprises: a bipolar junction transistor, an LED, and a switch unit connected in series, the LED being between the switch unit and the bipolar junction transistor, wherein the bipolar junction transistor, by way of an emitter and collector of the bipolar junction transistor, is connected in series in the circuit formed by the series-connected LED and switch unit, a base of the bipolar junction transistor is used for receiving an excitation signal, and a conducting direction of the LED is a same as a direction from the emitter to the collector of the bipolar junction transistor. 10. The zone selective interlocking device of claim 2 , wherein the query signal receiving branch comprises the following, connected in series: a current-limiting resistor, a switch unit, and a sensitive element between the current-limiting resistor and the switch unit for identifying a change in cur
using bus bridges (G06F13/4022 takes precedence) · CPC title
concerning transmission of signals (transmission of measured quantities or switching orders; sectionalised protection involving signal transmission between at least two stations H02H7/261; comparison of the voltage or current values at two spaced portions of a single system H02H3/28; transferring the output of a sensing member to another variable G01D5/00; electrical measuring arrangements using modulation of electromagnetic waves, e.g. light beams G01R15/24, G01R15/26) · CPC title
Staggered disconnection · CPC title
Root cause analysis, i.e. error or fault diagnosis (in a hardware test environment G06F11/22; in a software test environment G06F11/36) · CPC title
in an input/output transactions management context (input/output processing in general G06F13/00) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.