Ultra-responsive phase shifters for depletion mode silcon modulators

US9910302B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9910302-B2
Application numberUS-201715481669-A
CountryUS
Kind codeB2
Filing dateApr 7, 2017
Priority dateMay 14, 2013
Publication dateMar 6, 2018
Grant dateMar 6, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A novel phase shifter design for carrier depletion based silicon modulators, based on an experimentally validated model, is described. It is believed that the heretofore neglected effect of incomplete ionization will have a significant impact on ultra-responsive phase shifters. A low VπL product of 0.3V·cm associated with a low propagation loss of 20 dB/cm is expected to be observed. The phase shifter is based on overlapping implantation steps, where the doses and energies are carefully chosen to utilize counter-doping to produce an S-shaped junction. This junction has a particularly attractive VπL figure of merit, while simultaneously achieving attractively low capacitance and optical loss. This improvement will enable significantly smaller Mach-Zehnder modulators to be constructed that nonetheless would have low drive voltages, with substantial decreases in insertion loss. The described fabrication process is of minimal complexity; in particular, no high-resolution lithographic step is required.

First claim

Opening claim text (preview).

What is claimed is: 1. An optical modulator semiconductor device comprising: a substrate; an optical waveguide disposed upon the substrate; a p-′type region of semiconductor material disposed within the optical waveguide, the p-type region having a p-′type contact terminal; an n-_type region of semiconductor material disposed within the optical waveguide, the n-type region having an n-type contact terminal; wherein the n-type region and the p-′type region share a non-planar junction interface that is shaped so as to enhance an overlap between an optical mode in the optical waveguide and the junction interface when the optical modulator semiconductor device is operational; wherein the n-type region and the p-type region are configured to comprise at least one of a PNP structure or an NPN structure as viewed in a direction perpendicular to the substrate, and wherein the optical waveguide includes one or more N and P implantation overlap regions comprising at least a portion of the non-planar junction interface. 2. The optical modulator semiconductor device of claim 1 , wherein the non-planar junction interface comprises a convex side and a concave side as viewed in a first cross-section taken perpendicular to a light propagation direction in the optical waveguide. 3. The optical modulator semiconductor device of claim 2 , wherein the p-type region is on the concave side of the non-planar junction interface and the n-′type region is on the convex side of the non-planar junction interface. 4. The optical modulator semiconductor device of claim 2 , wherein the n-type region is on the concave side of the non-planar junction interface and the p-′type region is on the convex side of the non-planar junction interface. 5. The optical modulator semiconductor device of claim 1 , wherein in a first cross-section the p-type region is on a concave side of the non-planar junction interface and the n-type region is on a convex side of the non-planar junction interface, and wherein in a second cross-section the n-′type region is on a concave side of the non-planar junction interface and the p-type region is on a convex side of the non-planar junction interface, wherein the first and second cross-sections are perpendicular to a light propagation direction in the optical waveguide. 6. The optical modulator semiconductor device of claim 5 wherein the optical waveguide includes one or more N and P implantation overlap regions comprising the PNP structure and the NPN structure. 7. The optical modulator semiconductor device of claim 1 , wherein the semiconductor is silicon. 8. The optical modulator semiconductor device of claim 1 , wherein the p-type region is doped with boron. 9. The optical modulator semiconductor device of claim 1 , wherein the n-type region is doped with one of phosphorous or arsenic.

Assignees

Inventors

Classifications

  • G02F1/025Primary

    in an optical waveguide structure (G02F1/017, {G02F1/2257} take precedence) · CPC title

  • based on semiconductor elements having potential barriers, e.g. having a PN or PIN junction (G02F1/03 takes precedence) · CPC title

  • in an optical waveguide structure · CPC title

  • involving an electro-optic TE-TM mode conversion · CPC title

  • controlled by a high-frequency electromagnetic wave component in an electric waveguide structure · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9910302B2 cover?
A novel phase shifter design for carrier depletion based silicon modulators, based on an experimentally validated model, is described. It is believed that the heretofore neglected effect of incomplete ionization will have a significant impact on ultra-responsive phase shifters. A low VπL product of 0.3V·cm associated with a low propagation loss of 20 dB/cm is expected to be observed. The phase …
Who is the assignee on this patent?
Elenion Tech Llc
What technology area does this patent fall under?
Primary CPC classification G02F1/025. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 06 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).