Array substrate and manufacturing method thereof
US-12185597-B2 · Dec 31, 2024 · US
US9905612B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9905612-B2 |
| Application number | US-201514688983-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 16, 2015 |
| Priority date | Aug 1, 2014 |
| Publication date | Feb 27, 2018 |
| Grant date | Feb 27, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device including a substrate including a display area and a non-display area, a common electrode line in the non-display area, and a protective layer coating at least a part of an end portion of the common electrode line.
Opening claim text (preview).
What is claimed is: 1. A display device comprising: a substrate comprising a display area and a non-display area; a common electrode line in the non-display area; a common electrode coupling portion coupled to the common electrode line; and a plurality of spaced apart protective layers, wherein each of the spaced apart protective layers covers a portion of the common electrode line, wherein a width of the plurality of protective layers along a direction perpendicular to an arrangement direction of the protective layers is less than that of the common electrode line, wherein the display area comprises at least one transistor and at least one display element, wherein the display element comprises a pixel electrode on the substrate, a light emission layer on the pixel electrode, and a common electrode on the light emission layer, wherein the common electrode of the display element and the common electrode coupling portion are each spaced apart from the plurality of protective layers in a plan view, and wherein the non-display area surrounds the display area. 2. The display device of claim 1 , wherein the common electrode line comprises a metal. 3. The display device of claim 1 , wherein the at least one transistor of the display area comprises at least one thin film transistor comprising a gate electrode, a semiconductive layer, a source electrode, and a drain electrode, and wherein the common electrode line comprises substantiality the same material as the source and drain electrodes. 4. The display device of claim 1 , wherein the plurality of protective layers overlaps with one side-edge of the common electrode line. 5. The display device of claim 4 , wherein a length of the plurality of protective layers is greater than or equal to a length of one side of the display area. 6. The display device of claim 1 , wherein the plurality of protective layers comprise a first protective layer and a second protective layer that are separated from each other along a direction of the common electrode line. 7. The display device of claim 6 , wherein a distance between the first protective layer and the second protective layer is in a range of about 20 μm to about 2000 μm. 8. The display device of claim 6 , wherein the first protective layer and the second protective layer are arranged in a zigzag form along the common electrode line. 9. The display device of claim 1 , wherein each of the plurality of protective layers has a width in a range of about 20 μm to about 200 μm. 10. The display device of claim 1 , wherein the common electrode is coupled to the common electrode line. 11. The display device of claim 10 , wherein the display area further comprises a planarization layer between the substrate and the pixel electrode, and wherein the plurality of protective layers comprise substantially the same material as the planarization layer. 12. The display device of claim 11 , further comprising a pixel defining layer on the planarization layer so as to define a pixel area, wherein the pixel electrode and the light emission layer are located in the pixel area. 13. The display device of claim 11 , wherein the common electrode coupling portion is located on the planarization layer. 14. The display device of claim 13 , wherein the common electrode coupling portion comprises substantially the same material as the pixel electrode. 15. The display device of claim 1 , wherein the portion of the common electrode line is an end portion of the common electrode line. 16. The display device of claim 15 , wherein the end portion of the common electrode line is located away from the display area. 17. The display device of claim 15 , wherein the protective layers comprise a first protective layer and a second protective layer that are separated from each other along a direction of the common electrode line. 18. The display device of claim 17 , wherein the first protective layer and the second protective layer are alternately arranged in a zigzag form along the common electrode line. 19. The display device of claim 17 , wherein the first protective layer covers the end portion of the common electrode line. 20. The display device of claim 19 , wherein the second protective layer does not cover the end portion of the common electrode line.
wherein the TFTs are in active matrices · CPC title
of the metal-insulator-metal type · CPC title
characterised by the compositions or shapes of the interlayer dielectrics · CPC title
Interconnections, e.g. scanning lines · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.