Information processing apparatus and activation method therefor for processing data of a hibernation image

US9904559B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9904559-B2
Application numberUS-201314061218-A
CountryUS
Kind codeB2
Filing dateOct 23, 2013
Priority dateOct 25, 2012
Publication dateFeb 27, 2018
Grant dateFeb 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

When an information processing apparatus is requested to transfer to a system interruption state, the information processing apparatus determines whether to compress data at each page, and generates a hibernation image configured of compressed data and non-compressed data. In an operating system activation period, the information processing apparatus determines whether to execute hibernation activation processing before initializing a memory management mechanism. In a case where the information processing apparatus executes the hibernation activation processing, the information processing apparatus reduces a size of the memory management region up to the size required for the initialization of the kernel, and reads the compressed data in parallel with initialization of hardware. After initializing the kernel, the information processing apparatus reads the non-compressed data in parallel with decompression of the compressed data.

First claim

Opening claim text (preview).

What is claimed is: 1. An information processing apparatus comprising: a volatile memory; at least one processor that operates to: (i) compress at least a part of data stored in the volatile memory into compressed data, and (ii) decompress compressed data read into the volatile memory; a non-volatile memory configured to store non-compressed data and the compressed data as hibernation images; a first reading circuit configured to read the compressed data stored in the non-volatile memory into a region in the volatile memory that is not used for initialization of a kernel; and a second reading circuit configured to read the non-compressed data stored in the non-volatile memory into the volatile memory in parallel with the decompression processing executed by the at least one processor, wherein the at least one processor further operates to activate a system based on the decompressed data and the non-compressed data read by the second reading circuit, and wherein the initialization of the kernel executed by using a part of the volatile memory which is exclusively independent of the region used by at least one of the processing executed by the first reading circuit and the processing executed by the second reading circuit, the processing executed by the first reading circuit and the processing executed by the second reading circuit are in parallel. 2. The information processing apparatus according to claim 1 , wherein the at least one processor further operates to allocate a kernel-management region used for the initialization of the kernel, and a non-kernel-management region not used for the initialization of the kernel to the volatile memory. 3. The information processing apparatus according to claim 2 , wherein the at least one processor makes a size of the kernel-management region larger than a size required for the initialization of the kernel. 4. The information processing apparatus according to claim 2 , wherein, by using a direct memory access controller (DMAC), the first reading circuit reads the compressed data stored in the non-volatile memory into the non-kernel-management region, and reads the non-compressed data into the non-kernel-management region in a case where reading processing for all of the compressed data stored in the non-volatile memory has been completed. 5. The information processing apparatus according to claim 1 , wherein the at least one processor executes normal activation that does not use the hibernation image in a case where the hibernation image is not saved in the non-volatile memory. 6. The information processing apparatus according to claim 1 , wherein the at least one processor is further configured to save the hibernation image in the non-volatile memory. 7. The information processing apparatus according to claim 6 , wherein the at least one processor saves the hibernation image in a file system-independent file format in the non-volatile memory. 8. The information processing apparatus according to claim 1 , wherein the at least one processor compresses data stored in the volatile memory for each predetermined size and determines whether to store the data as compressed data according to a compression rate. 9. The information processing apparatus according to claim 1 , wherein, in a case where the reading processing for all of the compressed data stored in the non-volatile memory has not been completed, the at least one processor reads all of the compressed data into the volatile memory. 10. The information processing apparatus according to claim 1 , wherein the at least one processor decompresses data in the volatile memory without overwriting the compressed data that has not been decompressed with the decompressed data. 11. The information processing apparatus according to claim 1 , wherein the second reading circuit reads the non-compressed data stored in the non-volatile memory into the volatile memory by using a direct memory access controller (DMAC) or the at least one processor. 12. The information processing apparatus according to claim 1 , wherein the initialization of the kernel executed by using a part of the volatile memory, the processing executed by the first reading circuit, the processing executed by the second reading circuit and the decompression processing executed by the at least one processor are in parallel. 13. The information processing apparatus according to claim 1 , wherein the initialization of the kernel is executed by a boot core. 14. An information processing apparatus comprising: a volatile memory; a non-volatile memory configured to store a hibernation image including compressed data and non-compressed data; and at least one processor that operates to: read the compressed data stored in the non-volatile memory into the volatile memory; and read the non-compressed data stored in the non-volatile memory into the volatile memory in parallel with decompression of the compressed data read by the at least one processor, wherein initialization of a kernel executed by using a part of the volatile memory which is exclusively independent of a region used by at least one of the at least one processor when reading the compressed data and the at least one processor when reading the non-compressed data, the processing of reading the compressed data and the processing of reading the non-compressed data are in parallel. 15. An activation method for an information processing apparatus including a volatile memory and a non-volatile memory for storing a hibernation image including compressed data and decompressed data, the activation method comprising: reading compressed data stored in the non-volatile memory into a region that is not used for initialization of a kernel at the time of initialization; decompressing compressed data read into the non-volatile memory; reading non-compressed data stored in the non-volatile memory into the volatile memory, at a time of post-initialization, in parallel with the decompressing; and activating a system based on the data decompressed by decompressing and the non-compressed data read by the reading at the time of post-initialization, wherein the initialization of the kernel executed by using a part of the volatile memory which is exclusively independent of the region used by at least one of the processing executed by the reading compressed data step and the processing executed by the reading non-compressed data step, the processing of reading the compressed data and the processing of reading the non-compressed data are in parallel. 16. An activation method for an information processing apparatus including at least one processor and including a volatile memory and a non-volatile memory for storing a hibernation image including compressed data and non-compressed data, the activation method comprising: primarily decompressing, via the at least one processor, read compressed data to a region that is not used for initialization of a kernel by reading the compressed data stored in the non-volatile memory into a region that is not used for the initialization of the kernel; secondarily decompressing, via the at least one processor, compressed data that has not been decompressed by the primarily decompressing, in the volatile memory while reading non-compressed data stored in the non-volatile memory into the volatile memory after the initialization of the kernel; and activating, via the at least one processor, a system by using data decompressed by the primarily decompressing and the secondarily decompressing, wherein the initialization of the kernel loaded on the volatile m

Assignees

Inventors

Classifications

  • G06F9/4418Primary

    Suspend and resume; Hibernate and awake · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9904559B2 cover?
When an information processing apparatus is requested to transfer to a system interruption state, the information processing apparatus determines whether to compress data at each page, and generates a hibernation image configured of compressed data and non-compressed data. In an operating system activation period, the information processing apparatus determines whether to execute hibernation ac…
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification G06F9/4418. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).