Solid-state light source dimming system and techniques

US9900949B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9900949-B1
Application numberUS-201715669190-A
CountryUS
Kind codeB1
Filing dateAug 4, 2017
Priority dateAug 4, 2017
Publication dateFeb 20, 2018
Grant dateFeb 20, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system and related techniques for dimming a solid-state light source are disclosed. The system may be configured to dim the output of a solid-state emitter via a combination of phase-cut dimming and high-frequency pulse-width modulation (PWM) dimming. To this end, the system may include a digital rectification module configured to generate a rectified DC power and a rectified phase-cut signal based on a phase-cut AC signal received from a phase-cut dimmer. The system further may include a microcontroller unit (MCU) configured to measure the duration of low and high states of the rectified phase-cut signal using zero-crossing digital phase-cut detection and output PWM signal(s) based, at least in part, on those measured values. The rectified DC power and PWM signal(s) may be delivered to a DC-to-DC converter, which may output DC power(s) having an intensity based on the rectified DC power and PWM signal(s), causing receiving emitter(s) to dim.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for controlling the dimming of a solid-state light source, the system comprising: a digital rectification module configured to rectify a phase-cut alternating current (AC) signal into: a rectified direct current (DC) power; and a rectified phase-cut signal; and a microcontroller configured to receive the rectified phase-cut signal, wherein the microcontroller comprises: a timer module configured to: measure, within a given period, a duration of a low state of the rectified phase-cut signal and output a low value based thereon; and measure, within the given period, a duration of a high state of the rectified phase-cut signal and output a high value based thereon; and a PWM module configured to generate a pulse-width modulation (PWM) signal based on at least one of the low value and the high value. 2. The system of claim 1 , wherein the digital rectification module comprises an input circuit and AC rectifier configured to receive the phase-cut AC signal from a phase-cut dimmer. 3. The system of claim 2 , wherein the digital rectification module further comprises: an isolation element electrically coupled in series with the input circuit and AC rectifier; a conditioning diode electrically coupled in series with the isolation element; and an isolation diode electrically coupled in series with the input circuit and AC rectifier and in parallel with the isolation element. 4. The system of claim 1 , wherein the timer module is configured to utilize zero-crossing detection in measuring each of the duration of the low state and the duration of the high state of the rectified phase-cut signal. 5. The system of claim 4 , wherein: the duration of the low state is measured starting at a falling edge of the rectified phase-cut signal; and the duration of the high state is measured starting at a rising edge of the rectified phase-cut signal. 6. The system of claim 1 , wherein: the microcontroller further comprises a half-cycle checking module configured to compare the low value and the high value against an accepted low value and an accepted high value, respectively; and the PWM module is configured to generate the PWM signal based on at least one of the low value, the high value, the accepted low value, and the accepted high value. 7. The system of claim 6 , wherein the half-cycle checking module comprises: a storage module configured to store the accepted low value and the accepted high value of the rectified phase-cut signal; a comparing module configured to: compare the low value against a half-cycle period of the rectified phase-cut signal; and compare the high value against the half-cycle period of the rectified phase-cut signal; and a resetting module configured to: reset the low value with the accepted low value if the low value exceeds the accepted low value; and reset the high value with the accepted high value if the high value exceeds the accepted high value. 8. The system of claim 1 , further comprising a communication module configured to communicate with the microcontroller and a remote device external to the system, wherein the PWM module is further configured to generate the PWM signal based on input received via the communication module. 9. The system of claim 1 , further comprising a DC filter configured to filter the rectified DC power output by the digital rectification module. 10. The system of claim 1 , further comprising a DC-to-DC converter configured to: receive the rectified DC power from the digital rectification module; receive the PWM signal from the PWM module; and generate at least one DC power based on the rectified DC power and the PWM signal and supply the at least one DC power to the solid-state light source. 11. A method of controlling light output of a solid-state light source, the method comprising: rectifying a phase-cut alternating current (AC) signal into: a rectified DC power; and a rectified phase-cut signal; measuring a duration of each of a low state and a high state of the rectified phase-cut signal and outputting a corresponding low value and high value, respectively; generating a pulse-width modulation (PWM) signal based on each of the low value and the high value of the rectified phase-cut signal; and generating at least one direct current (DC) power based on the rectified DC power and the PWM signal and supplying the at least one DC power to the solid-state light source. 12. The method of claim 11 , wherein rectifying the phase-cut AC signal is performed via a digital rectification module comprising an input circuit and AC rectifier configured to receive the phase-cut AC signal from a phase-cut dimmer. 13. The method of claim 12 , wherein the digital rectification module further comprises: an isolation element electrically coupled in series with the input circuit and AC rectifier; a conditioning diode electrically coupled in series with the isolation element; and an isolation diode electrically coupled in series with the input circuit and AC rectifier and in parallel with the isolation element. 14. The method of claim 11 , wherein measuring the duration of each of the low state and the high state of the rectified phase-cut signal and outputting the corresponding low value and high value are performed via a microcontroller configured to receive the rectified phase-cut signal, wherein the microcontroller comprises: a timer module configured to: measure, within a given period, the duration of the low state and output the low value based thereon; and measure, within the given period, the duration of the high state and output the high value based thereon; and a half-cycle checking module configured to compare the low value and the high value against an accepted low value and an accepted high value, respectively. 15. The method of claim 14 , wherein generating the PWM signal based on each of the low value and the high value of the rectified phase-cut signal is performed via the microcontroller, wherein the microcontroller further comprises: a PWM module configured to generate the PWM signal based on at least one of the low value, the high value, the accepted low value, and the accepted high value. 16. The method of claim 14 , wherein the timer module is configured to utilize zero-crossing detection in measuring each of the duration of the low state and the duration of the high state of the rectified phase-cut signal. 17. The method of claim 16 , wherein: the duration of the low state is measured starting at a falling edge of the rectified phase-cut signal; and the duration of the high state is measured starting at a rising edge of the rectified phase-cut signal. 18. The method of claim 14 , wherein the half-cycle checking module comprises: a storage module configured to store the accepted low value and the accepted high value of the rectified phase-cut signal; a comparing module configured to: compare the low value against a half-cycle period of the rectified phase-cut signal; and compare the high value against the half-cycle period of the rectified phase-cut signal; and a resetting module configured to: reset the low value with the accepted low value if the low value exceeds the accepted low value; and reset the high value with the accepted high value if the high value exceeds the accepted high value. 19. The method of claim 11 , wherein generating the PWM signal is further based on input received from a remote source via a communication module configured to communicate with the microcont

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9900949B1 cover?
A system and related techniques for dimming a solid-state light source are disclosed. The system may be configured to dim the output of a solid-state emitter via a combination of phase-cut dimming and high-frequency pulse-width modulation (PWM) dimming. To this end, the system may include a digital rectification module configured to generate a rectified DC power and a rectified phase-cut signal…
Who is the assignee on this patent?
Zhang Shiyong, Ganick Aaron, Ledvance Llc
What technology area does this patent fall under?
Primary CPC classification H05B33/0845. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 20 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).