Split cascode circuits and related communication receiver architectures

US9899973B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9899973-B2
Application numberUS-201615073735-A
CountryUS
Kind codeB2
Filing dateMar 18, 2016
Priority dateMar 18, 2016
Publication dateFeb 20, 2018
Grant dateFeb 20, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Split cascade circuits include multiple cascade paths coupled between voltage supply rails. Each cascade path includes a pair of controllable switches. A feedback path is provided for at least one of the cascade circuit paths. An active load circuit may also have a split cascade structure. Multiple-stage circuits, for implementation in Trans-Impedance Amplifiers (TIAs) or analog Receive Front-End modules (RXFEs), for example, include multiple stages of split cascade circuits.

First claim

Opening claim text (preview).

We claim: 1. An apparatus comprising: an input to receive an input signal; a first controllable switch coupled to a first voltage supply rail and having a first control terminal; a second controllable switch coupled to a second voltage supply rail and having a second control terminal coupled to the first control terminal; a split cascode structure comprising multiple cascode circuit paths coupled between the first controllable switch and the second controllable switch, each of the multiple cascode circuit paths comprising a respective pair of controllable switches; and a feedback path coupled to the first and second control terminals and to a feedback point between the pair of controllable switches of one of the cascode circuit paths, wherein the apparatus further comprises: a third controllable switch coupled to the first voltage supply rail and having a control terminal coupled to a load; a fourth controllable switch coupled to the second voltage supply rail and having a control terminal coupled to the load; a cascode circuit path coupled between the third controllable switch and the fourth controllable switch, and comprising a pair of controllable switches; and a feedback path coupled to the load and to a feedback point between the pair of controllable switches of the cascode circuit path, and wherein a load point between the pair of controllable switches of the cascode circuit path is coupled to an output point in one of the multiple cascode circuit paths. 2. The apparatus of claim 1 , further comprising: a respective feedback path coupled to the first and second control terminals and to a feedback point between the pair of controllable switch elements of each of the cascode circuit paths other than the one of the cascode circuit paths. 3. The apparatus of claim 2 , wherein the cascode circuit paths comprise more than two cascode circuit paths, and wherein the respective feedback paths comprise segments of a cascaded feedback path, the cascaded feedback path segments comprising a first feedback path segment coupled to the first and second control terminals and to a first feedback point between the pair of controllable switches of a first cascode circuit path of the multiple cascode circuit paths and one or more respective further feedback path segments between feedback points in adjacent cascode circuit paths of the multiple cascode circuit paths. 4. The apparatus of claim 1 , further comprising: an input, coupled to the first and second control terminals. 5. The apparatus of claim 1 , further comprising: a pair of outputs coupled to respective output points between the pairs of controllable switches of two of the cascode circuit paths; an input, coupled to an input point between the pair of controllable switches of the one of the cascode circuit paths. 6. The apparatus of claim 1 , further comprising: a further cascode circuit path coupled between the third controllable switch and the fourth controllable switch, and comprising a pair of controllable switches; and a further feedback path coupled to the load and to a further feedback point between the pair of controllable switches of the further cascode circuit path. 7. An apparatus comprising: an input to receive an input signal; a first controllable switch coupled to a first voltage supply rail and having a first control terminal; a second controllable switch coupled to a second voltage supply rail and having a second control terminal coupled to the first control terminal; a split cascode structure comprising multiple cascode circuit paths coupled between the first controllable switch and the second controllable switch, each of the cascode circuit paths comprising a respective pair of controllable switches; and a feedback path coupled to the first and second control terminals and to a feedback point between the pair of controllable switches of one of the cascode circuit paths, wherein the pair of controllable switches of the one of the cascode circuit paths comprises: a first set of multiple controllable switches having respective first current carrying terminals coupled to the first controllable switch and respective second current carrying terminals coupled together; and a second set of multiple controllable switches having respective first current carrying terminals coupled together and coupled to the second current carrying terminals of the controllable switches of the first set of multiple controllable switches, and respective second current carrying terminals coupled to the second controllable switch. 8. An apparatus comprising: an input to receive an input signal; a first controllable switch coupled to a first voltage supply rail and having a first control terminal; a second controllable switch coupled to a second voltage supply rail and having a second control terminal coupled to the first control terminal; a split cascode structure comprising multiple cascode circuit paths coupled between the first controllable switch and the second controllable switch, each of the cascode circuit paths comprising a respective pair of controllable switches; and a feedback path coupled to the first and second control terminals and to a feedback point between the pair of controllable switches of one of the cascode circuit paths, wherein the apparatus further comprises: an amplifier coupled to receive a gain control signal based upon which the pair of controllable switches of the one of the cascode circuit paths are controlled, and a reference signal; and a capacitor coupling an output of the amplifier to the input. 9. An apparatus comprising: an input to receive an input signal; a first controllable switch coupled to a first voltage supply rail and having a first control terminal; a second controllable switch coupled to a second voltage supply rail and having a second control terminal coupled to the first control terminal; a split cascode structure comprising multiple cascode circuit paths coupled between the first controllable switch and the second controllable switch, each of the cascode circuit paths comprising a respective pair of controllable switches; and a feedback path coupled to the first and second control terminals and to a feedback point between the pair of controllable switches of one of the cascode circuit paths, wherein the apparatus further comprises a gain controller, the gain controller comprising: a split cascode stage comprising: a third controllable switch coupled to the first voltage supply rail and having a control terminal; a fourth controllable switch coupled to the second voltage supply rail and having a control terminal coupled to the control terminal of the third controllable switch; multiple cascode circuit paths coupled between the third controllable switch and the fourth controllable switch, each of the multiple cascode circuit paths of the split cascode stage comprising a pair of controllable switches; respective resistors coupling together the control terminals of the controllable switches of the cascode circuit paths in the split cascode stage that are coupled to the third controllable switch and coupling together the control terminals of the controllable switches of the cascode circuit paths in the split cascode stage that are coupled to the fourth controllable switch; and feedback paths coupled to the control terminals of the third and fourth controllable switches and to respective feedback points between the pairs of controllable switches of the cascode circuit paths in the split cascode stage; and a current mirror and amplifier stage comprising: a variable current source; a current mirror coupled to the variable current source and to a control terminal of a controllable switch, of the pair o

Assignees

Inventors

Classifications

  • Automatic gain control of the preamplifier · CPC title

  • using discontinuously variable devices, e.g. switch-operated · CPC title

  • using field-effect transistors [FET] · CPC title

  • the amplifier being protected to temperature influence · CPC title

  • the output amplifying stage of an amplifier comprising two power stages · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9899973B2 cover?
Split cascade circuits include multiple cascade paths coupled between voltage supply rails. Each cascade path includes a pair of controllable switches. A feedback path is provided for at least one of the cascade circuit paths. An active load circuit may also have a split cascade structure. Multiple-stage circuits, for implementation in Trans-Impedance Amplifiers (TIAs) or analog Receive Front-E…
Who is the assignee on this patent?
Inphi Corp
What technology area does this patent fall under?
Primary CPC classification H03F3/45179. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 20 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).