Method for controlling message signal within timing controller integrated circuit, timing controller integrated circuit and display panel

US9898993B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9898993-B2
Application numberUS-201514907553-A
CountryUS
Kind codeB2
Filing dateDec 28, 2015
Priority dateNov 25, 2015
Publication dateFeb 20, 2018
Grant dateFeb 20, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides method for controlling a message signal within a timing controller integrated circuit, the timing controller integrated circuit and a display panel. The method includes: receiving a low voltage differential signaling signal; decoding the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein the control signal comprises: a start signal, a horizontal synchronization and a vertical synchronization; processing the transistor-transistor logic RGB data signal to obtain an input RGB data; controlling a timing of the start signal before a timing of the input RGB data; and processing the input RGB data to obtain a mini-low voltage differential signaling data. Therefore, the technical scheme provided by the present disclosure has an advantage of the low cost.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for controlling a message signal within a timing controller integrated circuit, comprising: receiving a low voltage differential signaling signal; decoding the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein the control signal comprises: a start signal, a horizontal synchronization and a vertical synchronization; processing the transistor-transistor logic RGB data signal to obtain an input RGB data; controlling a timing of the start signal before a timing of the input RGB data; processing the input RGB data to obtain a mini-low voltage differential signaling data; and wherein before the step of controlling the timing of the start signal before a timing of the mini-low voltage differential signaling data comprises: delaying a first set time t 1 for the timing of the start signal based on a timing t Vsync of the vertical synchronization, wherein t Vsync +t 1 <t m , and t m is the timing of the input RGB data. 2. The method according to claim 1 , wherein a mode of the low voltage differential signaling signal is: a synchronization mode or an enabling mode. 3. A method for controlling a message signal within a timing controller integrated circuit, comprising: receiving a low voltage differential signaling signal; decoding the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein the control signal comprises: a start signal, a horizontal synchronization and a vertical synchronization; processing the transistor-transistor logic RGB data signal to obtain an input RGB data; controlling a timing of the start signal before a timing of the input RGB data; processing the input RGB data to obtain a mini-low voltage differential signaling data; and wherein before the step of controlling the timing of the start signal before the timing of the input RGB data comprises: generating a reference signal, synchronizing the timing of the start signal and a timing of the reference signal, and controlling the timing t reference of the reference signal to delay a second setting time tx based on a timing t Vsync of the vertical synchronization, wherein t Vsync +tx<t m , and t m is the timing of the input RGB data. 4. A timing controller integrated circuit, wherein the timing controller integrated circuit comprises a low voltage differential signaling receiver, a mini-low voltage differential signaling output data mapping module, a transmitting module and a timing controller; wherein the low voltage differential signaling receiver is used to receive a low voltage differential signaling signal, decode the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein the control signal comprises: a start signal, a horizontal synchronization and a vertical synchronization, and transmit the transistor-transistor logic RGB data signal to the mini-low voltage differential signaling output data mapping module and transmit the control signal to the timing controller; wherein the mini-low voltage differential signaling output data mapping module is used to process the transistor-transistor logic RGB data signal to obtain a input RGB data and transmits the input RGB data to the transmitting module; wherein the timing controller is used to control a timing of the start signal before a timing of the input RGB data; and wherein the transmitting module is used to process the input RGB data to obtain a mini-low voltage differential signaling data; and wherein the timing controller is used to delay a first set time t 1 for the timing of the start signal based on a timing t Vsync of the vertical synchronization, wherein t Vsync +t 1 <t m , and t m is the timing of the input RGB data. 5. The timing controller integrated circuit according to claim 4 , wherein a mode of the low voltage differential signaling signal is: a synchronization mode or an enabling mode. 6. A display panel, wherein the display panel comprises the timing controller integrated circuit according to claim 4 . 7. A display device, wherein the display device comprises the display panel according to claim 6 . 8. A timing controller integrated circuit, wherein the timing controller integrated circuit comprises a low voltage differential signaling receiver, a mini-low voltage differential signaling output data mapping module, a transmitting module and a timing controller; wherein the low voltage differential signaling receiver is used to receive a low voltage differential signaling signal, decode the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein the control signal comprises: a start signal, a horizontal synchronization and a vertical synchronization, and transmit the transistor-transistor logic RGB data signal to the mini-low voltage differential signaling output data mapping module and transmit the control signal to the timing controller; wherein the mini-low voltage differential signaling output data mapping module is used to process the transistor-transistor logic RGB data signal to obtain a input RGB data and transmits the input RGB data to the transmitting module; wherein the timing controller is used to control a timing of the start signal before a timing of the input RGB data; wherein the transmitting module is used to process the input RGB data to obtain a mini-low voltage differential signaling data; and wherein the timing controller is used to generate a reference signal, synchronize the timing of the start signal and a timing of the reference signal, and control the timing t reference of the reference signal to delay a second set time tx based on a timing t Vsync of the vertical synchronization, wherein t Vsync +tx<t m , and t m is the timing of the input RGB data.

Assignees

Inventors

Classifications

  • using liquid crystals · CPC title

  • G09G3/2092Primary

    Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title

  • Use of low voltage differential signaling [LVDS] for display data communication · CPC title

  • Details of the generation of driving signals · CPC title

  • G09G3/3696Primary

    Generation of voltages supplied to electrode drivers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9898993B2 cover?
The present disclosure provides method for controlling a message signal within a timing controller integrated circuit, the timing controller integrated circuit and a display panel. The method includes: receiving a low voltage differential signaling signal; decoding the low voltage differential signaling signal to obtain a transistor-transistor logic RGB data signal and a control signal, wherein…
Who is the assignee on this patent?
Shenzhen China Star Optoelect
What technology area does this patent fall under?
Primary CPC classification G09G3/2092. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 20 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).