Virtual stacking of switches

US9893987B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9893987-B2
Application numberUS-201715406495-A
CountryUS
Kind codeB2
Filing dateJan 13, 2017
Priority dateSep 20, 2013
Publication dateFeb 13, 2018
Grant dateFeb 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In one embodiment, a method includes sending a switch discovery signal to one or more of a plurality of switches, receiving a reply to the switch discovery signal from the one or more of the plurality of switches, each reply comprising a switch identifier (ID) and a quantity of ports, receiving configuration information identifying at least one virtual stack to create, determining a virtual topology for the at least one virtual stack based on the configuration information, creating a first virtual stack of the at least one virtual stack by assigning at least one switch port of a source switch to the first virtual stack of the at least one virtual stack in accordance with the configuration information, and storing the virtual topology in a mapping table local to a computer comprising the first computer processor.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: a first computer processor sending a switch discovery signal to one or more of a plurality of switches which operate together as a single switch and are coupled to the first computer processor; the first computer processor receiving a reply to the switch discovery signal from the one or more of the plurality of switches coupled to the first computer processor, each reply comprising a switch identifier (ID) and a quantity of ports; the first computer processor receiving configuration information identifying at least one virtual stack to create, each of the at least one virtual stack being a logical arrangement of the one or more of the plurality of switches; the first computer processor determining a virtual topology for the at least one virtual stack based on the configuration information, the configuration information comprising: a quantity of the at least one virtual stack to create and a quantity of switches to assign to each of the at least one virtual stack; and switch IDs and a quantity of ports in the at least one virtual stack; the first computer processor creating a first virtual stack of the at least one virtual stack, the creating the first virtual stack comprising assigning at least one switch port of a source switch to the first virtual stack of the at least one virtual stack in accordance with the configuration information; and the first computer processor storing the virtual topology in a mapping table local to a computer comprising the first computer processor, the mapping table comprising at least one entry that includes a processor ID of the first computer processor stored in association with a virtual stack ID of the first virtual stack and a switch ID of the source switch. 2. The method as recited in claim 1 , further comprising: receiving, from the source switch, a data unit comprising a source address and a destination address; determining the first virtual stack corresponding to the source address; determining a second computer processor corresponding to the destination address and the first virtual stack; associating a header with the data unit, the header identifying the first virtual stack and the destination address; and initiating to send the data unit to the second computer processor. 3. The method as recited in claim 2 , further comprising the first computer processor storing a second entry in the mapping table, the second entry including a processor ID of the second computer processor stored in association with the virtual stack ID of the first virtual stack and a switch ID of a destination switch corresponding to the destination address and coupled to the second computer processor. 4. The method as recited in claim 2 , wherein the source address identifies the source switch and a source switch port of the source switch, wherein the destination address identifies a destination switch and a destination switch port of the destination switch. 5. The method as recited in claim 2 , wherein the initiating to send the data unit to the second computer processor further comprises: segmenting the data unit into one or more cells, each cell comprising a cell header, each cell header comprising the destination address; initiating to send the one or more cells to the second computer processor via a cell-based network; and reconstituting, by the second computer processor, the data unit from the one or more cells. 6. The method as recited in claim 1 , further comprising: creating a second virtual stack, wherein the creating the second virtual stack comprises assigning a first switch port of a first switch to the second virtual stack; and creating a third virtual stack, the creating the third virtual stack comprises assigning a second switch port of the first switch to the third virtual stack, wherein the first computer processor is restricted from sending data packets received from a switch in the first virtual stack to a switch in the second virtual stack. 7. The method as recited in claim 1 , further comprising: designating a switch of the plurality of switches as a master switch of the at least one virtual stack; receiving the configuration information from the master switch; and sending the configuration information to at least one other computer processor that manages another virtual stack not managed by the first computer processor. 8. The method as recited in claim 1 , wherein the first computer processor receiving the configuration information further comprises: the first computer processor providing a management interface to a user; and the first computer processor receiving configuration information via the management interface from the user, the configuration information corresponding to the at least one virtual stack. 9. A computer program product, comprising: one or more computer-readable storage media having program instructions embodied therewith, the embodied program instructions executable by a processor to cause the processor to: send a switch discovery signal to one or more of a plurality of switches which operate together as a single switch and are coupled to the processor; receive a reply to the switch discovery signal from the one or more of the plurality of switches coupled to the processor, each reply comprising a switch identifier (ID) and a quantity of ports; receive configuration information identifying at least one virtual stack to create, each of the at least one virtual stack being a logical arrangement of the one or more of the plurality of switches; determine a virtual topology for the at least one virtual stack based on the configuration information, the configuration information comprising: a quantity of the at least one virtual stack to create and a quantity of switches to assign to each of the at least one virtual stack; and switch IDs and a quantity of ports in the at least one virtual stack; create a first virtual stack of the at least one virtual stack by assigning at least one switch port of a source switch to the first virtual stack of the at least one virtual stack in accordance with the configuration information; and store the virtual topology in a mapping table local to a computer comprising the processor. 10. The computer program product as recited in claim 9 , wherein the embodied program instructions cause the processor to: receive, from the source switch, a data unit comprising a source address and a destination address; determine the first virtual stack corresponding to the source address; determine a second computer processor corresponding to the destination address and the first virtual stack; associate a header with the data unit, the header identifying the first virtual stack and the destination address; and initiate to send the data unit to the second computer processor. 11. The computer program product as recited in claim 10 , wherein the source address identifies the source switch and a source switch port of the source switch, and wherein the destination address identifies a destination switch and a destination switch port of the destination switch. 12. The computer program product as recited in claim 10 , wherein the embodied program instructions to initiate to send the data unit to the second computer processor further causes the processor to: segment the data unit into one or more cells, each cell comprising a cell header, each cell header comprising the destination address; initiate to send the one or more cells to the second computer processor via a cell-based network; and reconstitute, by the second computer processor, the data unit from the one or more cells. 13. The computer

Assignees

Inventors

Classifications

  • Discovery or management of network topologies · CPC title

  • for initial configuration or provisioning, e.g. plug-and-play · CPC title

  • of virtual routers · CPC title

  • H04L45/583Primary

    Stackable routers · CPC title

  • Virtual switches · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9893987B2 cover?
In one embodiment, a method includes sending a switch discovery signal to one or more of a plurality of switches, receiving a reply to the switch discovery signal from the one or more of the plurality of switches, each reply comprising a switch identifier (ID) and a quantity of ports, receiving configuration information identifying at least one virtual stack to create, determining a virtual top…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H04L45/583. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).