Temperature detecting circuit and temperature detecting apparatus using the same
US-9523613-B2 · Dec 20, 2016 · US
US9893512B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9893512-B2 |
| Application number | US-201615237762-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 16, 2016 |
| Priority date | Dec 30, 2014 |
| Publication date | Feb 13, 2018 |
| Grant date | Feb 13, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Damages to the rectifying MOSFET in the secondary side of voltage converters are reduced or eliminated by inserting intermediary steps between detecting a dropping in the converter output voltage V CC and activating the under voltage lock out (UVLO) circuitry. During the intermediary steps, the timing for switching off the MOSFET is advanced to prevent the current flow in the MOSFET from reversing its direction.
Opening claim text (preview).
We claim: 1. A voltage converter, comprising: a power MOSFET coupled to a secondary-side controller; the secondary-side controller, operable to sustain a V CC voltage at a V CC terminal; the secondary-side controller configured to trigger a first bias voltage when the V CC voltage is above a first preset value and to trigger a second bias voltage different from the first bias voltage when the V CC voltage is below the first preset voltage; and an under-voltage-lock-out (UVLO) circuitry, which is triggered when the V CC voltage is below a second preset voltage, which is below the first preset voltage. 2. The voltage converter of claim 1 , in which the first bias voltage corresponds to a first switching-off threshold voltage of the power MOSFET. 3. The voltage converter of claim 2 , in which the second bias voltage corresponds to a second switching-off threshold voltage of the power MOSFET, different from the first switching-off threshold voltage. 4. The voltage converter of claim 1 , in which the secondary controller and the power MOSFET are integrated in one chip. 5. A voltage converter having a primary side controller and a secondary-side controller, comprising; a primary-side UVLO circuitry and a secondary-side UVLO circuitry; and a primary-side UVLO triggering voltage and a secondary-side UVLO triggering voltage lower than the primary-side UVLO triggering voltage; the secondary-slide controller is operable to sustain a V CC voltage at a V CC terminal; the primary-side UVLO triggering voltage and the secondary-side UVLO triggering voltage being related to V CC , and the secondary-side controller is coupled to a power MOSFET, which is configured to turn off at a second turn-off voltage different from a first turn-off voltage. 6. The voltage converter of claim 5 , in which the secondary controller and the power MOSFET are integrated in one chip.
involving comparison of the voltage or current values at two spaced portions of a single system, e.g. at opposite ends of one line, at input and output of apparatus {(for transformers H02H7/045)} · CPC title
responsive to abnormalities in the output circuit, e.g. short circuit · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.