Magnetic memory device comprising oxide patterns

US9893272B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9893272-B2
Application numberUS-201514703842-A
CountryUS
Kind codeB2
Filing dateMay 4, 2015
Priority dateJul 30, 2014
Publication dateFeb 13, 2018
Grant dateFeb 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of fabricating a magnetic memory device is provided. The method may include sequentially forming a first magnetic layer, a tunnel barrier layer, and a second magnetic layer on a substrate, forming a mask pattern on the second magnetic layer to expose a portion of the second magnetic layer, forming a capping insulating layer on a sidewall of the mask pattern and the portion of the second magnetic layer, injecting an oxygen ion into the portion of the second magnetic layer through the capping insulating layer to form an oxide layer, anisotropically etching the capping insulating layer to form a capping spacer, and patterning the oxide layer, the tunnel barrier layer, and the first magnetic layer using the mask pattern and the capping spacer.

First claim

Opening claim text (preview).

What is claimed is: 1. A magnetic memory device, comprising: a lower electrode arranged on a substrate; a first magnetic pattern arranged on the lower electrode; a second magnetic pattern arranged on the first magnetic pattern, the second magnetic pattern having a width smaller than that of the first magnetic pattern; a tunnel barrier pattern disposed between the first and second magnetic patterns; an upper electrode provided on the second magnetic pattern with a capping pattern interposed between the upper electrode and the second magnetic pattern; a capping spacer arranged on a sidewall of the capping pattern and a sidewall of the upper electrode, wherein the capping spacer is spaced apart from the tunnel barrier pattern; a re-deposition spacer provided between the capping pattern and the capping spacer and extending between the upper electrode and the capping spacer, wherein the re-deposition spacer is spaced apart from the tunnel barrier pattern; and an oxide pattern extending from a top surface of the tunnel barrier pattern to a bottom surface of the capping spacer, the bottom surface of the capping spacer being at a height above the substrate that is between a height of a bottom surface of the second magnetic pattern and a height of a top surface of the second magnetic pattern, wherein the oxide pattern is disposed between the bottom surface of the capping spacer and the top surface of the tunnel barrier pattern and between a bottom surface of the re-deposition spacer and the top surface of the tunnel barrier pattern, wherein the oxide pattern comprises an oxide of a material of the second magnetic pattern, and wherein the re-deposition spacer includes a material that is the same as a material of the upper electrode. 2. The magnetic memory device of claim 1 , wherein the capping spacer comprises a metal oxide. 3. The magnetic memory device of claim 2 , wherein the capping spacer has a thickness ranging from about 30 Å to about 50Å. 4. The magnetic memory device of claim 1 , wherein a sidewall of the tunnel barrier pattern and a sidewall of the first magnetic pattern are self-aligned to a sidewall of the capping spacer. 5. The magnetic memory device of claim 1 , wherein the bottom surface of the capping spacer is in contact with a top surface of the oxide pattern. 6. The magnetic memory device of claim 1 , wherein a difference in width between the first and second magnetic patterns is equal to or greater than a width of the capping spacer. 7. The magnetic memory device of claim 1 , wherein the re-deposition spacer further includes a material that is the same as at least one of materials of the second magnetic pattern and the capping pattern. 8. The magnetic memory device of claim 1 , wherein a top surface of the oxide pattern is in contact with the bottom surface of the capping spacer and the bottom surface of the re-deposition spacer, and wherein a bottom surface of the oxide pattern is in contact with the top surface of the tunnel barrier pattern. 9. The magnetic memory device of claim 1 , further comprising: an additional oxide pattern between a portion of the first magnetic pattern and the tunnel barrier pattern, wherein the additional oxide pattern is spaced apart from the lower electrode so that the portion of the first magnetic pattern is interposed between the additional oxide pattern and the lower electrode. 10. A magnetic memory device, comprising: a lower electrode disposed on a substrate; a first magnetic pattern disposed on the lower electrode, the first magnetic pattern including a first portion having a first width and a second portion having a second width smaller than the first width, the second portion protruding from a top surface of the first portion; a second magnetic pattern arranged on the first magnetic pattern; a tunnel barrier pattern located between the first and second magnetic patterns, wherein a bottom surface of the tunnel barrier pattern is in direct contact with the second portion of the first magnetic pattern and spaced apart from the first portion of the first magnetic pattern; an upper electrode provided on the second magnetic pattern with a capping pattern interposed therebetween; a capping spacer on a sidewall of the capping pattern and a sidewall of the upper electrode, wherein the capping spacer is spaced apart from the tunnel barrier pattern; a metal oxide pattern extending from a top surface of the tunnel barrier pattern to a bottom surface of the capping spacer, the bottom surface of the capping spacer being at a height above the substrate that is between a height of a bottom surface of the second magnetic pattern and a height of a top surface of the second magnetic pattern; and a re-deposition spacer provided between the capping pattern and the capping spacer and extending between the upper electrode and the capping spacer, the re-deposition spacer comprising at least one material in the second magnetic pattern, and the re-deposition spacer being spaced apart from the tunnel barrier pattern, wherein the first portion of the first magnetic pattern, the tunnel barrier pattern, and the metal oxide pattern each has a sidewall that is self-aligned to a sidewall of the capping spacer, and wherein a portion of the metal oxide pattern is disposed between the bottom surface of the capping spacer and the top surface of the tunnel barrier pattern and between a bottom surface of the re-deposition spacer and the top surface of the tunnel barrier pattern. 11. The magnetic memory device of claim 10 , wherein a difference between the first width of the first portion of the first magnetic pattern and a width of the second magnetic pattern is equal to or greater than a width of the capping spacer. 12. A magnetic memory device, comprising: a lower electrode disposed on a substrate; a magnetic memory element comprising: a first magnetic pattern and a second magnetic pattern disposed on the lower electrode in a stacked arrangement, and a tunnel barrier pattern arranged between the first magnetic pattern and the second magnetic pattern, the first magnetic pattern being disposed proximately to the lower electrode and the second magnetic pattern being disposed distally to the lower electrode, wherein the first magnetic pattern includes a first portion having a first width and a second portion having a second width smaller than the first width, wherein the second portion protrudes from a top surface of the first portion, and wherein a bottom surface of the tunnel barrier pattern is in direct contact with the second portion of the first magnetic pattern and spaced apart from the first portion of the first magnetic pattern; an upper electrode provided above the magnetic memory element; a capping pattern interposed between the magnetic memory element and the upper electrode; a capping spacer arranged along a sidewall of the capping pattern and a sidewall of the upper electrode, wherein the capping spacer is spaced apart from the tunnel barrier pattern; and a re-deposition spacer provided between the upper electrode and the capping spacer and between the capping pattern and the capping spacer, the re-deposition spacer comprising at least one material in the second magnetic pattern and the re-deposition spacer being spaced apart from the tunnel barrier pattern, wherein a sidewall of the first magnetic pattern and a sidewall of the tunnel barrier pattern are self-aligned to a sidewall of the capping spacer. 13. The magnetic memory device of claim 12 , further comprising: a metal oxide pattern including a first portion extending from a top surface of the tunnel barrier patter

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9893272B2 cover?
A method of fabricating a magnetic memory device is provided. The method may include sequentially forming a first magnetic layer, a tunnel barrier layer, and a second magnetic layer on a substrate, forming a mask pattern on the second magnetic layer to expose a portion of the second magnetic layer, forming a capping insulating layer on a sidewall of the mask pattern and the portion of the secon…
Who is the assignee on this patent?
Kang Shin Jae, Park Jongchul, Bae Byoungjae, and 3 more
What technology area does this patent fall under?
Primary CPC classification H01L43/08. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).