Display device

US9893093B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9893093-B2
Application numberUS-201615344690-A
CountryUS
Kind codeB2
Filing dateNov 7, 2016
Priority dateApr 5, 2016
Publication dateFeb 13, 2018
Grant dateFeb 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes a substrate including a pixel area and a peripheral area located outside the pixel area; pixels located in the pixel area; power supply lines configured to provide an operating power to the pixels; and a plurality of data fanout wires configured to provide data signals to the pixels, wherein, in at least a portion of the peripheral area, the power supply lines and the plurality of data fanout wires are arranged on a same layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a substrate comprising a pixel area and a peripheral area located outside the pixel area; pixels located in the pixel area; power supply lines configured to provide an operating power to the pixels; and a plurality of data fanout wires configured to provide data signals to the pixels, wherein, in at least a portion of the peripheral area, the power supply lines and the plurality of data fanout wires are arranged on a same layer, wherein a first power supply line is disposed along a first side of the pixel area between the pixel area and the peripheral area, and wherein a second power supply line is disposed along second, third and fourth sides of the pixel area, the first and third sides of the pixel area are opposite each other, and the second and fourth sides of the pixel area are opposite each other. 2. The display device according to claim 1 , wherein the substrate comprises a first plane area in which the pixel area is located; a first bending area located at one side of the first plane area; and a second plane area located at one side of the first bending area. 3. The display device according to claim 2 , wherein the power supply lines and the plurality of data fanout wires are located on a same layer in the first bending area. 4. The display device according to claim 2 , wherein, in the first bending area, the plurality of data fanout wires comprise: a first data fanout wire part, a second data fanout wire part spaced apart from the first data fanout wire part by a first distance, a third data fanout wire part spaced apart from the second data fanout wire part by a second distance, and a fourth data fanout wire part spaced apart from the third data fanout wire part by a third distance. 5. The display device according to claim 4 , wherein, in the first bending area, at least one of the power supply lines is located between the first data fanout wire part and the second data fanout wire part, between the second data fanout wire part and the third data fanout wire part, or between the third data fanout wire part and the fourth data fanout wire part. 6. The display device according to claim 5 , further comprising: a pad portion arranged at one side of the second plane area, wherein the power supply lines are electrically connected to the pad portion. 7. The display device according to claim 6 , wherein the first power supply line comprises a first connecting part configured to be connected to the pad portion, and the second power supply line is configured to be connected to the pad portion, and comprises a pair of second connecting parts located at both sides of the first connecting part. 8. The display device according to claim 7 , wherein, in the first bending area, the first connecting part is located between the second data fanout wire part and the third data fanout wire part. 9. The display device according to claim 7 , wherein, in the first bending area, one second connecting part of the pair of second connecting parts is located between the first data fanout wire part and the second data fanout wire part, and the other second connecting part of the pair of second connecting parts is located between the third data fanout wire part and the fourth data fanout wire part. 10. The display device according to claim 9 , wherein the pair of second connecting parts is configured to extend from the pad portion to one side of the first bending area contacting the first plane area in a straight line. 11. The display device according to claim 7 , wherein a layer in the first bending area where the plurality of data fanout wires are located and a layer in the first plane area where the plurality of data fanout wires are located are different from each other. 12. The display device according to claim 7 , wherein a layer in the first bending area where the second connecting part is disposed and a layer in the first plane area where the second connecting part is disposed are different from each other. 13. The display device according to claim 7 , wherein, in the first plane area, a layer where the plurality of data fanout wires are disposed and a layer where the second connecting part is disposed is are different from each other. 14. The display device according to claim 7 , wherein a first voltage applied to the first power supply line is greater than a second voltage applied to the second power supply line. 15. The display device according to claim 14 , wherein each of the pixels comprises a light emitting diode and at least one thin film transistor, and the light emitting diode comprises a first electrode electrically connected to the thin film transistor, and a second electrode facing the first electrode. 16. The display device according to claim 15 , wherein the first voltage is applied to the first electrode, and the second voltage is applied to the second electrode. 17. The display device according to claim 4 , wherein at least one of the plurality of data fanout wires has a greater width in the first plane area than in the first bending area. 18. The display device according to claim 4 , wherein at least one of the plurality of data fanout wires has a greater width in the second plane area than in the first bending area. 19. The display device according to claim 17 , wherein the width of at least one of the plurality of data fanout wires in the first plane area increases as a distance from the pad portion to the pixel area increases. 20. The display device according to claim 18 , wherein the width of at least one of the plurality of data fanout wires in the second plane area increases as a distance from the pad portion to the pixel area increases. 21. A display device, comprising: a substrate comprising a first plane area, a second plane area and a bent area disposed between the first and second plane areas; a plurality of data fanout wires disposed in first plane area, the second plane area and the bent area; and a plurality of power wires disposed in first plane area, the second plane area and the bent area, wherein the power wires and the data fanout wires are included in a same layer in the bent area and the power wires and the data fanout wires are included in different layers in the first or second plane areas, wherein a first power wire is disposed along a first side of the first plane area between the first plane area and the bent area, and wherein a second power wire is disposed along second, third and fourth sides of the first plane area, the first and third sides of the first plane area are opposite each other, and the second and fourth sides of the first plane area are opposite each other. 22. A display device, comprising: a substrate comprising a first plane area, a second plane area and a bent area disposed between the first and second plane areas; a plurality of data fanout wire areas disposed in the bent area; and a first portion of a first power wire disposed between at least two pairs of the data fanout wire areas in the bent area, wherein the data fanout wires areas and the first portion of the first power wire are disposed in a same layer in the bent area, wherein a second portion of the first power wire is disposed along a first side of the first plane area, and wherein a second power wire is disposed along a second side of the first plane area opposite the first side of the first plane area. 23. A dis

Assignees

Inventors

Classifications

  • H01L27/124Primary

    Electricity · mapped topic

  • characterised by materials, geometry or structure of the substrates · CPC title

  • H10D86/441Primary

    Interconnections, e.g. scanning lines · CPC title

  • H10D86/60Primary

    wherein the TFTs are in active matrices · CPC title

  • Flexible substrates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9893093B2 cover?
A display device includes a substrate including a pixel area and a peripheral area located outside the pixel area; pixels located in the pixel area; power supply lines configured to provide an operating power to the pixels; and a plurality of data fanout wires configured to provide data signals to the pixels, wherein, in at least a portion of the peripheral area, the power supply lines and the …
Who is the assignee on this patent?
Samsung Display Co Ltd, Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).