Semiconductor device having a Pd-containing adhesion layer

US9887131B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9887131-B2
Application numberUS-201415111048-A
CountryUS
Kind codeB2
Filing dateSep 17, 2014
Priority dateMar 27, 2014
Publication dateFeb 6, 2018
Grant dateFeb 6, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to present invention, a semiconductor device includes a semiconductor substrate formed of GaAs, an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate, a barrier layer formed of Co or an alloy containing Co on the adhesion layer, and a metal layer formed of Cu, Ag or Au on the barrier layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device comprising: a semiconductor substrate formed of GaAs; an adhesion layer formed of Pd or an alloy containing at least Pd and either P or GaAs on the semiconductor substrate; a barrier layer formed of Co or an alloy containing Co on the adhesion layer; and a metal layer formed of Cu, Ag or Au on the barrier layer. 2. A semiconductor device comprising: a semiconductor substrate formed of GaAs; an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate; a barrier layer formed of Co or an alloy containing Co on the adhesion layer; and a metal layer formed of Cu, Ag or Au on the barrier layer, wherein part of the adhesion layer is formed of Pd—Ga—As. 3. A semiconductor device comprising: a semiconductor substrate formed of GaAs; an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate; a barrier layer formed of Co or an alloy containing Co on the adhesion layer; and a metal layer formed of Cu, Ag or Au on the barrier layer, wherein the entire adhesion layer is formed of Pd—Ga—As. 4. A semiconductor device comprising: a semiconductor substrate formed of GaAs; an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate; a barrier layer formed of Co or an alloy containing Co on the adhesion layer; and a metal layer formed of Cu, Ag or Au on the barrier layer, and an alloy layer containing Co and Pd between the adhesion layer and the barrier layer. 5. The semiconductor device according to claim 1 , wherein the layer thickness of the adhesion layer is equal to or larger than 1 nm and equal to or smaller than 30 nm. 6. A semiconductor device comprising: a semiconductor substrate formed of GaAs; an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate; a barrier layer formed of Co or an alloy containing Co on the adhesion layer; and a metal layer formed of Cu, Ag or Au on the barrier layer, wherein the adhesion layer is formed of Pd—P. 7. The semiconductor device according to claim 1 , wherein the barrier layer is formed of Co—P or Co—W—P.

Assignees

Inventors

Classifications

  • to Group III-V semiconductors · CPC title

  • Local interconnections · CPC title

  • by thermal treatment thereof · CPC title

  • Barrier, adhesion or liner layers · CPC title

  • by filling conductive material into holes, grooves or trenches · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9887131B2 cover?
According to present invention, a semiconductor device includes a semiconductor substrate formed of GaAs, an adhesion layer formed of Pd or an alloy containing Pd on the semiconductor substrate, a barrier layer formed of Co or an alloy containing Co on the adhesion layer, and a metal layer formed of Cu, Ag or Au on the barrier layer.
Who is the assignee on this patent?
Mitsubishi Electric Corp
What technology area does this patent fall under?
Primary CPC classification H10W20/032. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 06 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).