Strained group IV channels

US9876080B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9876080-B2
Application numberUS-201615218922-A
CountryUS
Kind codeB2
Filing dateJul 25, 2016
Priority dateJul 31, 2015
Publication dateJan 23, 2018
Grant dateJan 23, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein is a semiconductor structure including: (i) a monocrystalline substrate having a top surface, (ii) a non-crystalline structure overlying the monocrystalline substrate and including an opening having a width smaller than 10 microns and exposing part of the top surface of the monocrystalline substrate. The semiconductor structure also includes (iii) a buffer structure having a bottom surface abutting the part and a top surface having less than 10 8 threading dislocations per cm 2 , the buffer structure being made of a material having a first lattice constant. The semiconductor structure also includes (iv) one or more group IV monocrystalline structures abutting the buffer structure and that are made of a material having a second lattice constant, different from the first lattice constant.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for forming a semiconductor structure comprising: epitaxially growing, on a monocrystalline substrate, a first buffer layer from one of: a III-V buffer layer or a II-VI buffer layer, wherein the first buffer layer is grown within a space confined by non-crystalline sidewalls, wherein the space has a width smaller than 10 microns, and wherein the material forming the surface of the first buffer layer facing away from the monocrystalline substrate has a first relaxed lattice constant; epitaxially growing on the first buffer layer a first at least one group IV monocrystalline structure comprising a material having a second relaxed lattice constant different from the first relaxed lattice constant; and removing the first buffer layer from the first at least one group IV monocrystalline structure by selectively etching away at least part of the first buffer layer on the first at least one group IV monocrystalline structure. 2. The method of claim 1 , further comprising: annealing the first buffer layer. 3. The method of claim 1 , further comprising: epitaxially growing, on the first buffer layer, a monocrystalline interlayer from one of: a III-V monocrystalline interlayer or a II-VI monocrystalline interlayer, wherein the interlayer is made of a material having a third relaxed lattice constant equal to the second relaxed lattice constant, and wherein the interlayer is thinner than a critical thickness at which a strain induced by the difference between the first and the third relaxed lattice constant is relaxed. 4. The method of claim 3 , wherein epitaxially growing on the first buffer layer the first at least one group IV monocrystalline structure comprises growing the first at least one group IV monocrystalline structure on the monocrystalline interlayer. 5. The method of claim 4 , further comprising: removing the interlayer from the first at least one group IV monocrystalline structure by selectively etching away at least part of the interlayer layer on the first at least one group IV monocrystalline structure. 6. The method of claim 1 , wherein the first at least one group IV monocrystalline structure has two extremities along its longitudinal direction, and wherein the first at least one group IV monocrystalline structure is secured to the substrate by having the two extremities attached to the substrate by a material that is not etched. 7. The method of claim 6 , wherein one extremity is attached to the substrate via attachment to a source contact, and wherein another extremity is attached to the substrate via attachment to a drain contact. 8. The method of claim 1 , wherein the first relaxed lattice constant is smaller than the second relaxed lattice constant, thereby forming a compressively strained group IV monocrystalline structure. 9. The method of claim 1 , wherein the material having a second relaxed lattice constant is a semiconductor of a general formula Si 1-x Ge x , and wherein x is from 0 to 0.4. 10. The method of claim 9 , further comprising: epitaxially growing Si on the Si 1-x Ge x material, wherein x is from 0.01 to 0.4. 11. The method of claim 10 , wherein the thickness of the Si 1-x Ge x material is from 5 to 30 nm. 12. The method of claim 1 , wherein the first at least one group IV monocrystalline structure has the shape of one of: a nanowire or a nanosheet. 13. The method of claim 1 , wherein the semiconductor structure is a field effect transistor, wherein the first at least one group IV monocrystalline structure forms a channel, and wherein the method further comprises providing the field effect transistor with a source, a drain, and a gate structure. 14. The method of claim 1 , wherein the lattice mismatch of the material having the first relaxed lattice constant with the material having the second relaxed lattice constant is from −0.1% to −3%. 15. The method of claim 1 , wherein the lattice mismatch of the material having the first relaxed lattice constant with the material having the second relaxed lattice constant is from 0.1% to 3%. 16. The method of claim 1 , further comprising: epitaxially growing a second buffer layer from one of: a III-V buffer layer or a II-VI buffer layer, wherein the second buffer layer is made of a material having a fourth relaxed lattice constant; epitaxially growing on the second buffer layer a second at least one group IV monocrystalline structure made of a material having a fifth relaxed lattice constant; and removing the second buffer layer from the second at least one group IV monocrystalline structure by selectively etching away at least the part of the second buffer layer present on the second at least one group IV monocrystalline structure. 17. The method of claim 1 , wherein the monocrystalline substrate has facets defined therein prior to epitaxial growth. 18. The method claim 1 , wherein epitaxially growing on the first buffer layer the first at least one group IV monocrystalline structure comprises epitaxially growing on the first buffer layer: (i) a first monocrystalline structure made of a group IV material having a higher relaxed lattice constant than the first lattice constant, and (ii) a second monocrystalline structure made of a group IV material having a lower relaxed lattice constant than the first lattice constant.

Assignees

Inventors

Classifications

  • Silicon, silicon germanium or germanium · CPC title

  • of Group III-V semiconductors · CPC title

  • of Group III-V materials · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • being Group IVA materials · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9876080B2 cover?
Disclosed herein is a semiconductor structure including: (i) a monocrystalline substrate having a top surface, (ii) a non-crystalline structure overlying the monocrystalline substrate and including an opening having a width smaller than 10 microns and exposing part of the top surface of the monocrystalline substrate. The semiconductor structure also includes (iii) a buffer structure having a bo…
Who is the assignee on this patent?
Imec Vzw
What technology area does this patent fall under?
Primary CPC classification H10P14/3224. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 23 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).