Solder void reduction for component attachment to printed circuit boards
US-2015131250-A1 · May 14, 2015 · US
US9872398B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9872398-B1 |
| Application number | US-201615231515-A |
| Country | US |
| Kind code | B1 |
| Filing date | Aug 8, 2016 |
| Priority date | Aug 8, 2016 |
| Publication date | Jan 16, 2018 |
| Grant date | Jan 16, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method and structure are provided for implementing enhanced via creation without creating a via barrel stub. The need to backdrill during printed circuit board (PCB) manufacturing is eliminated. After the vias have been drilled, but before plating, a via plug with a specialized geometry and including a capillary is inserted into each via to allow electroplating on only preferred wall surfaces of the vias. Then a board plating process of the PCB manufacturing is performed.
Opening claim text (preview).
What is claimed is: 1. A method for implementing enhanced via creation without creating a via barrel stub during printed circuit board (PCB) manufacturing comprising: providing a printed circuit board (PCB); said printed circuit board (PCB) having an internal conductive trace; forming a via extending through the printed circuit board (PCB) including the internal conductive trace; inserting a via plug into the via, said via plug having a capillary extending through said via plug; and performing PCB plating. 2. The method as recited in claim 1 includes said via plug remaining in the PCB via after PCB plating. 3. The method as recited in claim 1 includes providing enhanced signal integrity with said via plug. 4. The method as recited in claim 1 includes providing enhanced noise reduction with said via plug. 5. The method as recited in claim 1 includes forming with said via plug with a selected electrically insulating material. 6. The method as recited in claim 1 wherein inserting a via plug into the via includes slidingly inserting said via plug into the via. 7. The method as recited in claim 1 includes forming with said via plug with a specialized geometry and capillary conforming to the via. 8. The method as recited in claim 1 wherein providing a printed circuit board (PCB); said printed circuit board (PCB) having an internal conductive trace includes a standard PCB manufacturing process. 9. The method as recited in claim 1 wherein inserting said via plug into the via includes providing an arrayed tool used to insert multiple ones of said via plugs at once. 10. The method as recited in claim 1 includes performing a standard PCB plating process responsive to inserting the via plug. 11. The method as recited in claim 1 includes performing conventional PCB finishing processes with aid via plug remaining in the PCB via after PCB plating. 12. The method as recited in claim 1 wherein eliminating via back-drilling enables improved yield and reliability of the PCB.
Printed elements for providing electric connections to or between printed circuits · CPC title
Drilling of holes · CPC title
Plated through-holes {or plated via connections} · CPC title
Conductive traces · CPC title
Plated through-holes or blind vias without lands · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.