Inflexible voltage reference circuit card, and method for manufacturing an inflexible voltage reference circuit card
US-2024215166-A1 · Jun 27, 2024 · US
US9867282B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9867282-B2 |
| Application number | US-201414451757-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 5, 2014 |
| Priority date | Aug 16, 2013 |
| Publication date | Jan 9, 2018 |
| Grant date | Jan 9, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of manufacturing is provided that includes singulating a circuit board from a substrate of plural of the circuit boards, wherein the circuit board is shaped to have four corner hollows. The corner hollows may be various shapes.
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a circuit board having a first side configured to have a semiconductor chip mounted thereon and four corner hollows, the circuit board having a perimeter partially defined by the four corner hollows; and wherein the circuit board includes an interconnect layer having plural conductor traces to conduct current and that track the perimeter. 2. The apparatus of claim 1 , wherein the corner hollows comprise concave shapes. 3. The apparatus of claim 1 , wherein the corner hollows comprise rectangular shapes. 4. The apparatus of claim 1 , comprising a semiconductor chip mounted on the first side of the circuit board. 5. The apparatus of claim 1 , comprising plural surface components mounted to the first side of the circuit board. 6. The apparatus of claim 1 , wherein the circuit board comprises a semiconductor chip package substrate. 7. The apparatus of claim 1 , wherein the circuit board has a hexagonal footprint. 8. The apparatus of claim 1 , wherein the circuit board comprises a plurality of outer edges and a second side opposite to the first side, the second side having a plurality of interconnect structures to electrically interface with another device, the interconnect structures located closest to the outer edges being connected to power or ground. 9. The apparatus of claim 1 , wherein the semiconductor chip package substrate comprises a core and plural build-up layers positioned on the core. 10. An apparatus, comprising: a semiconductor chip package substrate having a first side, a second side opposite to the first side, four corner hollows and outer edges defined in part by the four corner hollows; plural interconnect structures coupled to the second side to electrically interface with another device, those of the interconnect structures positioned closer to the edges than the other interconnect structures being operable to convey power and ground and the other interconnect structures being operable to convey signals; and a semiconductor chip mounted on the first side. 11. The apparatus of claim 10 , wherein the corner hollows comprise concave shapes. 12. The apparatus of claim 10 , wherein the corner hollows comprise rectangular shapes. 13. The apparatus of claim 10 , comprising plural surface components mounted to the first side of the semiconductor chip package substrate. 14. The apparatus of claim 10 , wherein the semiconductor chip package substrate has a hexagonal footprint. 15. The apparatus of claim 10 , wherein the interconnect structures comprise solder balls. 16. The apparatus of claim 10 , wherein the interconnect structures comprise a land grid array. 17. The apparatus of claim 10 , wherein the circuit board comprises a core and plural build-up layers positioned on the core. 18. An apparatus, comprising: a semiconductor chip package substrate having a first side and four corner hollows and a first footprint defined in part by the four corner hollows; a semiconductor chip mounted on the first side; and a stiffener frame mounted on the first side, the stiffener frame having a second footprint that tracks the first footprint. 19. The apparatus of claim 18 , wherein the stiffener frame includes an internal opening having a perimeter that tracks the second footprint. 20. The apparatus of claim 18 , wherein the semiconductor chip package substrate has a hexagonal footprint.
characterised by the relative positions of pads or connectors relative to package parts · CPC title
Shapes or dispositions thereof · CPC title
Shapes or dispositions of interconnections · CPC title
Fillings or auxiliary members in containers, e.g. centering rings (fillings or auxiliary members for thermal protection or control in containers or encapsulations H10W40/70) · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.