PFC shutdown circuit for light load

US9866108B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9866108-B2
Application numberUS-201514876734-A
CountryUS
Kind codeB2
Filing dateOct 6, 2015
Priority dateOct 8, 2014
Publication dateJan 9, 2018
Grant dateJan 9, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power converter includes a front end stage having a power factor correction controller, an output stage with a DC/DC controller, and light load detection circuitry coupled to detect relatively low power consumption by a load on an output of the output stage. In response to the detection, the power factor correction controller in the front end stage is turned off.

First claim

Opening claim text (preview).

What is claimed is: 1. A power converter comprising: a front end stage comprising a power factor correction controller; an output stage comprising a DC/DC controller; light load detection circuitry coupled to detect relatively low power consumption by a load on an output of the output stage and, in response to the detection, turn off the power factor correction controller in the front end stage; and a bias supply circuit coupled between the front end stage and the light load detection circuitry, wherein the bias supply circuit comprises: a first transistor having a base coupled to the light load detection circuitry; a resistor directly coupled between the first transistor and a first voltage node; a zener diode directly coupled between the first transistor and an input return; and a second transistor directly coupled between the first voltage node and the front end stage, wherein the second transistor includes a base coupled to a second voltage node between the first transistor and the zener diode. 2. The power converter of claim 1 , wherein the relatively low power consumption is a power consumption of 5% or less than a maximum power load of the power converter. 3. The power converter of claim 2 , wherein the relatively low power consumption is a power consumption of 2.5% or less than a maximum power load of the power converter. 4. The power converter of claim 3 , wherein the relatively low power consumption is a power consumption of 1% or less than a maximum power load of the power converter. 5. The power converter of claim 1 , wherein the front end stage comprises an active power factor correction boost stage. 6. The power converter of claim 1 , wherein the output stage further comprises a flyback converter. 7. The power converter of claim 1 , wherein the output stage further comprises a power switch, wherein the DC/DC controller is configured to reduce switching frequency of the power switch in response to a light load condition. 8. The power converter of claim 7 , wherein the light load detection circuitry comprises frequency sense circuitry to sense the reduction of the switching frequency by the DC/DC controller. 9. The power converter of claim 1 , wherein the light load detection circuitry is to output a light load detection signal coupled to be received by the base of the first transistor in response to the detection of the relatively low power consumption by the load. 10. The power converter of claim 9 , wherein the second transistor is coupled to a supply input of the power factor correction controller, the second transistor responsive to the light load detection signal to disconnect a supply of power from the supply input of the power factor correction controller. 11. The power converter of claim 1 , wherein: the power converter further comprises a rectifier coupled to rectify an input AC signal and output a first DC signal to the front end stage; the front end stage is operative to convert the first DC signal into a second DC signal having a larger peak magnitude than the first DC signal; and the output stage is configured to convert the second DC signal into a regulated output. 12. The power converter of claim 11 , wherein: the input AC signal is a commercial line voltage between 90 and 260 Vac; and the regulated output is between 3 and 20 volts. 13. The power converter of claim 1 , wherein: the output stage further comprises an energy transfer element having a primary winding, a secondary winding, and a tertiary winding; and the light load detection circuitry is coupled to the tertiary winding to detect the relatively low power consumption by the load. 14. The power converter of claim 1 , wherein the power converter is a dual stage power converter. 15. A power converter comprising: a boost power factor correction stage comprising a power factor correction controller; a DC/DC stage comprising a DC/DC controller; light load detection circuitry coupled to detect relatively low power consumption by a load on an output of the DC/DC stage and, in response to the detection, turn off the power factor correction controller in the boost power factor correction stage; and a bias supply circuit coupled between the boost factor correction stage and the light load detection circuitry, wherein the bias supply circuit comprises: a first transistor having a base coupled to the light load detection circuitry; a resistor directly coupled between the first transistor and a first voltage node; a zener diode directly coupled between the first transistor and an input return; and a second transistor directly coupled between the first voltage node and the boost factor correction stage, wherein the second transistor includes a base coupled to a second voltage node between the first transistor and the zener diode. 16. The power converter of claim 15 , wherein the relatively low power consumption is a power consumption of 5% or less than a maximum power load of the power converter. 17. The power converter of claim 15 , wherein the boost power factor correction stage comprises an active power factor correction boost stage. 18. The power converter of claim 15 , wherein the DC/DC stage further comprises a flyback converter. 19. The power converter of claim 15 , wherein the DC/DC stage further comprises a power switch, wherein the DC/DC controller is configured to reduce switching frequency of the power switch in response to a light load condition. 20. The power converter of claim 19 , wherein the light load detection circuitry comprises frequency sense circuitry to sense the reduction of the switching frequency by the DC/DC controller. 21. The power converter of claim 15 , wherein the light load detection circuitry is to output a light load detection signal coupled to be received by the base of the first transistor in response to the detection of the relatively low power consumption by the load. 22. The power converter of claim 21 , wherein the second transistor is coupled to a supply input of the power factor correction controller, the second transistor responsive to the light load detection signal to disconnect a supply of power from the supply input of the power factor correction controller. 23. The power converter of claim 15 , wherein: the power converter further comprises a rectifier coupled to rectify an input AC signal and output a first DC signal to the boost power factor correction stage; the boost power factor correction stage is operative to convert the first DC signal into a second DC signal having a larger peak magnitude than the first DC signal; and the DC/DC stage is configured to convert the second DC signal into a regulated output. 24. The power converter of claim 23 , wherein: the input AC signal is a commercial line voltage between 90 and 260 Vac; and the regulated output is between 3 and 20 volts. 25. The power converter of claim 15 , wherein: the DC/DC stage further comprises an energy transfer element having a primary winding, a secondary winding, and a tertiary winding; and the light load detection circuitry is coupled to the tertiary winding to detect the relatively low power consumption by the load. 26. The power converter of claim 15 , wherein the power converter is a dual stage power converter. 27. A power converter comprising: a rectifier coupled to rectify an input AC signal and output a first DC signal having a first

Assignees

Inventors

Classifications

  • H02M1/4225Primary

    using a non-isolated boost converter · CPC title

  • H02M1/42Primary

    Circuits or arrangements for compensating for or adjusting power factor in converters or inverters · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Cross-Sectional Technologies · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9866108B2 cover?
A power converter includes a front end stage having a power factor correction controller, an output stage with a DC/DC controller, and light load detection circuitry coupled to detect relatively low power consumption by a load on an output of the output stage. In response to the detection, the power factor correction controller in the front end stage is turned off.
Who is the assignee on this patent?
Power Integrations Inc, Power Intergrations Inc
What technology area does this patent fall under?
Primary CPC classification H02M1/4225. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 09 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).