Adaptive operation of 3D NAND memory
US-9401216-B1 · Jul 26, 2016 · US
Nonvolatile memory device and storage device having the same and operation method thereof
US9864682B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9864682-B2 |
| Application number | US-201514664125-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 20, 2015 |
| Priority date | Mar 21, 2014 |
| Publication date | Jan 9, 2018 |
| Grant date | Jan 9, 2018 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
According to example embodiments, a method of operating a storage device includes reading a process capability index using a memory controller, adjusting at least one operation condition based on the process capability index, and operating one of at least one nonvolatile memory device according to the at least one operation condition adjusted. The process capability index indicates how a structure associated with a memory cell to be operated deviates from a target shape.
First claim
Opening claim text (preview).
What is claimed is: 1. A nonvolatile memory device comprising: a memory cell array including a plurality of strings spaced apart from each other on a substrate, each string including a plurality of memory cells stacked on each other between a ground select transistor and a string select transistor; an address decoder connected to the strings through a plurality of word lines, each word line being connected to at least two of the memory cells at a same height of at least two of t…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F12/0246Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9864682B2 cover?
- According to example embodiments, a method of operating a storage device includes reading a process capability index using a memory controller, adjusting at least one operation condition based on the process capability index, and operating one of at least one nonvolatile memory device according to the at least one operation condition adjusted. The process capability index indicates how a struct…
- Who is the assignee on this patent?
- Kim Doohyun, Kim Bogeun, Park Kitae, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 09 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).