Off-state isolation enhancement for feedback amplifiers

US9859849B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9859849-B2
Application numberUS-201615216156-A
CountryUS
Kind codeB2
Filing dateJul 21, 2016
Priority dateJul 24, 2015
Publication dateJan 2, 2018
Grant dateJan 2, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A feedback amplifier having an improved feedback network including two cross coupled switches that isolate the amplifier from extraneous undesired electrical signals present in a system or network when the amplifier is turned off (i.e., in an off-state). The cross coupled switches interconnect two feedback paths of a feedback network to enable out-of-phase differential signals to be summed and effectively canceled. Further, the feedback amplifier provides on-stage advantages to enable different amplifier characteristics and parameter to be selectively engaged by turning on or turning off certain feedback networks.

First claim

Opening claim text (preview).

The invention claimed is: 1. A differential feedback amplifier comprising: a positive first line input corresponding to a negative first line output; a negative second line input corresponding to a positive second line output; a first feedback path extending from the first line output towards the first line input; a second feedback path extending from the second line output towards the second line input; wherein the first feedback path includes a first switch and a second switch, wherein the first switch couples the first feedback path to the positive first line input and the second switch cross couples the first feedback path to the negative second line input; wherein the second feedback path includes a third switch and a fourth switch, wherein the third switch couples the second feedback path to the negative second line input and the fourth switch cross couples the second feedback path to the positive first line input; and wherein at least one of the first switch, the second switch, the third switch, and the fourth switch is installed proximate a low impedance amplifier input to minimize parasitic capacitance. 2. The differential feedback amplifier of claim 1 further comprising: open and closed positions associated with each of the first switch, the second switch, the third switch, and the fourth switch; wherein an extraneous and undesired signal is isolated depending on the open and closed position of each switch. 3. The differential feedback amplifier of claim 2 , wherein each of the first switch, the second switch, the third switch, and the fourth switch are formed from a transistor. 4. The differential feedback amplifier of claim 2 , wherein when the first switch, the second switch, the third switch, and the fourth switch are in the open position, and the extraneous and undesired signal has a high frequency, the extraneous and undesired signal bleeds across the open first switch, the open second switch, the open third switch, and the open fourth switch. 5. The differential feedback amplifier of claim 4 , wherein the second switch and the fourth switch are always in the open position. 6. The differential feedback amplifier of claim 1 , wherein when the amplifier is in an on-state, an insertion loss of the switches is incorporated into feedback sent through the first and second feedback paths. 7. The differential feedback amplifier of claim 6 that is substantially free from parasitic capacitance effect. 8. A method for operating a differential amplifier comprising: providing a differential amplifier including a first feedback path having first and second switches and a second feedback path having third and fourth switches, wherein the second switch and the fourth switch cross couple the first and second feedback paths to differentially opposing inputs; isolating the differential amplifier in an off-state from an undesired extraneous differential signal traveling along the first feedback path and the second feedback path, wherein isolating the differential amplifier further includes: opening the first switch, the second switch, the third switch, and the fourth switch; receiving the undesired extraneous differential signal including a positive signal portion along first line input and including a negative signal portion along a second line input; directing a sub-portion of the positive signal towards the first switch and directing a sub-portion of the negative signal toward the second switch; and cancelling the undesired signal at a first node downstream from the first and second switch through out-of-phase summation. 9. The method of claim 8 , further comprising: directing a sub-portion of the negative signal towards the third switch and directing a sub-portion of the positive signal toward the fourth switch; cancelling the undesired signal at a second node downstream from the third switch and fourth switch through out-of-phase summation. 10. The method of claim 8 , wherein isolating the differential amplifier further comprises: opening the first switch, the second switch, the third switch, and the fourth switch; receiving the undesired extraneous differential signal including a negative signal portion along first line output and including a positive signal portion along a second line output; directing a sub-portion of the negative signal towards the second switch and directing a sub-portion of the positive signal toward the third switch; and cancelling the undesired signal at a first cancellation region through out-of-phase summation. 11. The method of claim 10 , further comprising: directing a sub-portion of the negative signal towards the first switch and directing a sub-portion of the positive signal toward the fourth switch; and cancelling the undesired signal at a second cancellation region through out-of-phase summation. 12. A differential amplifier comprising a plurality of feedback paths, wherein each one of the plurality of feedback paths includes a cross-coupling switch connecting a voltage output feedback with a voltage input having a similar pole to effect off-state amplifier isolation from extraneous undesired signals moving in an electrical system and to effect on-state amplifier characteristics and performance changes, wherein at least one of the cross-coupling switches is installed proximate a low impedance amplifier input to minimize parasitic capacitance. 13. The differential amplifier of claim 12 , wherein each cross-coupling switch is a field-effect transistor. 14. The differential amplifier of claim 13 , further comprising a ground only connection to each cross-coupling switch effecting an always open switch. 15. The differential amplifier of claim 14 , wherein each cross-coupling switch is a metal-oxide-semiconductor field-effect transistor (MOSFET). 16. The differential amplifier of claim 12 , further comprising switches in the feedback path that are not cross coupled, wherein on-state multi-mode amplification is selective engaged by opening and closing the switches in the feedback path that are not cross coupled. 17. The differential amplifier of claim 12 , having off-state total isolation from the undesired signals. 18. A differential feedback amplifier comprising: a positive first line input corresponding to a negative first line output; a negative second line input corresponding to a positive second line output; a first feedback path extending from the first line output towards the first line input; a second feedback path extending from the second line output towards the second line input; wherein the first feedback path includes a first switch and a second switch, wherein the first switch couples the first feedback path to the positive first line input and the second switch cross couples the first feedback path to the negative second line input; wherein the second feedback path includes a third switch and a fourth switch, wherein the third switch couples the second feedback path to the negative second line input and the fourth switch cross couples the second feedback path to the positive first line input; and wherein the second switch and the fourth switch are always in the open position.

Assignees

Inventors

Classifications

  • using IC blocks as the active amplifying circuit · CPC title

  • H03F1/3211Primary

    in differential amplifiers · CPC title

  • using switching means, e.g. sample and hold · CPC title

  • the IC comprising a cross coupling circuit, e.g. comprising two cross-coupled transistors · CPC title

  • Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9859849B2 cover?
A feedback amplifier having an improved feedback network including two cross coupled switches that isolate the amplifier from extraneous undesired electrical signals present in a system or network when the amplifier is turned off (i.e., in an off-state). The cross coupled switches interconnect two feedback paths of a feedback network to enable out-of-phase differential signals to be summed and …
Who is the assignee on this patent?
Bae Sys Inf & Elect Sys Integ
What technology area does this patent fall under?
Primary CPC classification H03F1/3211. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 02 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).