Cavity formation in interface layer in semiconductor devices
US-2016336214-A1 · Nov 17, 2016 · US
US9859225B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9859225-B2 |
| Application number | US-201615154817-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 13, 2016 |
| Priority date | May 15, 2015 |
| Publication date | Jan 2, 2018 |
| Grant date | Jan 2, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Fabrication of radio-frequency (RF) devices involves providing a field-effect transistor (FET) formed over an oxide layer formed on a semiconductor substrate, removing at least part of the semiconductor substrate to expose at least a portion of a backside of the oxide layer, applying an interface material to at least a portion of the backside of the oxide layer, removing at least a portion of the interface material to form a trench, and covering at least a portion of the interface material and the trench with a substrate layer to form a cavity.
Opening claim text (preview).
What is claimed is: 1. A method for fabricating a radio-frequency device, the method comprising: providing a field-effect transistor formed over an oxide layer formed on a semiconductor substrate; removing at least part of the semiconductor substrate to expose at least a portion of a backside of the oxide layer; applying an interface material to the exposed at least a portion of the backside of the oxide layer; removing at least a portion of the interface material to form a trench; and covering at least a portion of the interface material and the trench with a substrate layer to form a cavity. 2. The method of claim 1 further comprising applying a substrate contact layer to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity after said covering the at least a portion of the interface material and the trench. 3. The method of claim 2 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 4. The method of claim 1 further comprising removing a handle wafer from a top-side of a passivation layer disposed above the field-effect transistor. 5. The method of claim 4 wherein the passivation layer is one of one or more dielectric layers formed over electrical connections to the field-effect transistor. 6. The method of claim 1 wherein the trench is at least partially below the field-effect transistor. 7. The method of claim 1 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor. 8. The method of claim 1 wherein said removing the at least a portion of the interface material comprises etching away the at least a portion of the interface material. 9. A radio-frequency device comprising: a field-effect transistor implemented over an oxide layer; an interface layer applied to at least a portion of a backside of the oxide layer, the interface layer having a trench formed therein; and a substrate layer covering at least a portion of the interface layer and the trench to form a cavity. 10. The radio-frequency device of claim 9 further comprising a substrate contact layer applied to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity. 11. The radio-frequency device of claim 10 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 12. The radio-frequency device of claim 9 further comprising one or more dielectric layers formed over electrical connections to the field-effect transistor. 13. The radio-frequency device of claim 9 wherein the trench is at least partially below the field-effect transistor. 14. The radio-frequency device of claim 9 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor. 15. A wireless device comprising: a transceiver configured to process radio-frequency signals; an radio-frequency module in communication with the transceiver, the radio-frequency module including a switching device having a field-effect transistor implemented over an oxide layer, an interface layer applied to at least a portion of a backside of the oxide layer, the interface layer having a trench formed therein, and a substrate layer covering at least a portion of the interface layer and the trench to form a cavity; and an antenna in communication with the radio-frequency module, the antenna configured to facilitate transmitting and/or receiving of the radio-frequency signals. 16. The wireless device of claim 15 wherein the radio-frequency module includes a substrate contact layer applied to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity. 17. The wireless device of claim 16 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 18. The wireless device of claim 15 wherein the switching device includes one or more dielectric layers formed over electrical connections to the field-effect transistor. 19. The wireless device of claim 15 wherein the trench is at least partially below the field-effect transistor. 20. The wireless device of claim 15 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor.
comprising use of blind vias during the manufacture · CPC title
in silicon-on-insulator [SOI] wafers · CPC title
Vias, e.g. via plugs · CPC title
batch processes · CPC title
Die-attach connectors and bond wires · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.