Backside cavity formation in semiconductor devices

US9859225B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9859225-B2
Application numberUS-201615154817-A
CountryUS
Kind codeB2
Filing dateMay 13, 2016
Priority dateMay 15, 2015
Publication dateJan 2, 2018
Grant dateJan 2, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Fabrication of radio-frequency (RF) devices involves providing a field-effect transistor (FET) formed over an oxide layer formed on a semiconductor substrate, removing at least part of the semiconductor substrate to expose at least a portion of a backside of the oxide layer, applying an interface material to at least a portion of the backside of the oxide layer, removing at least a portion of the interface material to form a trench, and covering at least a portion of the interface material and the trench with a substrate layer to form a cavity.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for fabricating a radio-frequency device, the method comprising: providing a field-effect transistor formed over an oxide layer formed on a semiconductor substrate; removing at least part of the semiconductor substrate to expose at least a portion of a backside of the oxide layer; applying an interface material to the exposed at least a portion of the backside of the oxide layer; removing at least a portion of the interface material to form a trench; and covering at least a portion of the interface material and the trench with a substrate layer to form a cavity. 2. The method of claim 1 further comprising applying a substrate contact layer to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity after said covering the at least a portion of the interface material and the trench. 3. The method of claim 2 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 4. The method of claim 1 further comprising removing a handle wafer from a top-side of a passivation layer disposed above the field-effect transistor. 5. The method of claim 4 wherein the passivation layer is one of one or more dielectric layers formed over electrical connections to the field-effect transistor. 6. The method of claim 1 wherein the trench is at least partially below the field-effect transistor. 7. The method of claim 1 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor. 8. The method of claim 1 wherein said removing the at least a portion of the interface material comprises etching away the at least a portion of the interface material. 9. A radio-frequency device comprising: a field-effect transistor implemented over an oxide layer; an interface layer applied to at least a portion of a backside of the oxide layer, the interface layer having a trench formed therein; and a substrate layer covering at least a portion of the interface layer and the trench to form a cavity. 10. The radio-frequency device of claim 9 further comprising a substrate contact layer applied to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity. 11. The radio-frequency device of claim 10 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 12. The radio-frequency device of claim 9 further comprising one or more dielectric layers formed over electrical connections to the field-effect transistor. 13. The radio-frequency device of claim 9 wherein the trench is at least partially below the field-effect transistor. 14. The radio-frequency device of claim 9 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor. 15. A wireless device comprising: a transceiver configured to process radio-frequency signals; an radio-frequency module in communication with the transceiver, the radio-frequency module including a switching device having a field-effect transistor implemented over an oxide layer, an interface layer applied to at least a portion of a backside of the oxide layer, the interface layer having a trench formed therein, and a substrate layer covering at least a portion of the interface layer and the trench to form a cavity; and an antenna in communication with the radio-frequency module, the antenna configured to facilitate transmitting and/or receiving of the radio-frequency signals. 16. The wireless device of claim 15 wherein the radio-frequency module includes a substrate contact layer applied to at least a portion of the backside of the oxide layer, the substrate contact layer being at least partially exposed in the cavity. 17. The wireless device of claim 16 wherein the substrate contact layer is electrically coupled to the field-effect transistor via a through-oxide via. 18. The wireless device of claim 15 wherein the switching device includes one or more dielectric layers formed over electrical connections to the field-effect transistor. 19. The wireless device of claim 15 wherein the trench is at least partially below the field-effect transistor. 20. The wireless device of claim 15 wherein the trench is at least partially below an electrical device coupled to the field-effect transistor via one or more electrical connections formed in one or more dielectric layers formed over the field-effect transistor.

Assignees

Inventors

Classifications

  • comprising use of blind vias during the manufacture · CPC title

  • in silicon-on-insulator [SOI] wafers · CPC title

  • Vias, e.g. via plugs · CPC title

  • batch processes · CPC title

  • Die-attach connectors and bond wires · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9859225B2 cover?
Fabrication of radio-frequency (RF) devices involves providing a field-effect transistor (FET) formed over an oxide layer formed on a semiconductor substrate, removing at least part of the semiconductor substrate to expose at least a portion of a backside of the oxide layer, applying an interface material to at least a portion of the backside of the oxide layer, removing at least a portion of t…
Who is the assignee on this patent?
Skyworks Solutions Inc
What technology area does this patent fall under?
Primary CPC classification H10W42/121. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 02 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).