Display system

US9851839B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9851839-B2
Application numberUS-201615053468-A
CountryUS
Kind codeB2
Filing dateFeb 25, 2016
Priority dateMar 3, 2015
Publication dateDec 26, 2017
Grant dateDec 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Eye-friendly display that can reduce eye strain on a user is achieved. A display system includes a display portion, an input portion, and a control portion. The display portion is configured to display an image. The input portion is configured to sense an input from a user and output a signal to the control portion. The control portion is configured to execute a first mode and a second mode. In the first mode executed by the control portion, an image is displayed on the display portion by an interlace method. In the second mode executed by the control portion, an image is displayed on the display portion by a progressive method. The control portion is configured to switch between the first mode and the second mode in accordance with the signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a display portion configured to display an image in a first mode in which the image is displayed on the display portion by an interlace method and a second mode in which the image is displayed on the display portion by a progressive method; an input portion configured to sense an input from a user and output a signal; and a control portion electrically connected to the display portion and the input portion, wherein the control portion is configured to select the first mode when the signal output from the input portion corresponds to screen switching or screen scrolling. 2. The semiconductor device according to claim 1 , wherein the control portion is configured to select the second mode when there is no input from the input portion or the signal output from the input portion does not correspond to screen switching or screen scrolling. 3. The semiconductor device according to claim 1 , wherein the control portion comprises an arithmetic portion and a memory portion, wherein the memory portion is configured to temporarily store image data every time the image data is input, and wherein the image data comprises data of one frame including 2n lines (n is a natural number). 4. The semiconductor device according to claim 3 , wherein, in the second mode, the arithmetic portion is configured to sequentially read out data from first to 2n-th lines of first image data and output the data to the display portion in a first frame period, and sequentially read out data from first to 2n-th lines of second image data and output the data to the display portion in a second frame period following the first frame period. 5. The semiconductor device according to claim 4 , wherein, in the first mode, a third frame period comprises a first field period and a second field period, and wherein the arithmetic portion is configured to sequentially read out data from odd-numbered lines of third image data and output the data to the display portion in the first field period, and sequentially read out data from even-numbered lines of fourth image data and output the data to the display portion in the second field period. 6. The semiconductor device according to claim 4 , wherein, in the first mode, a third frame period comprises a field periods (a is an integer of 2 or more and 2n or less), and wherein when k-th image data (k is an integer of 1 or more and a or less) is stored in the memory portion, the arithmetic portion is configured to sequentially read out data from {a×(m−1)+k}-th lines (m is an integer of 1 or more and 2n/a or less) of the k-th image data in ascending order of m. 7. The semiconductor device according to claim 1 , wherein the display portion comprises a liquid crystal element or a light-emitting element. 8. The semiconductor device according to claim 1 , wherein the display portion comprises a plurality of pixels, each pixel comprising a transistor, and wherein a semiconductor of the transistor in which a channel is formed comprises an oxide semiconductor. 9. The semiconductor device according to claim 1 , wherein the display portion comprises a plurality of pixels, each pixel comprising a transistor, and wherein a semiconductor of the transistor in which a channel is formed comprises silicon. 10. The semiconductor device according to claim 9 , wherein the semiconductor is amorphous silicon or polycrystalline silicon. 11. The semiconductor device according to claim 1 , wherein the input portion comprises at least one of a keyboard, a hardware button, a pointing device, a touch sensor, an imaging device, an audio input device, a viewpoint input device, and a pose detection device. 12. The semiconductor device according to claim 1 , wherein the display portion and the input portion form a touch panel. 13. A non-transitory computer-readable storage medium storing program instructions for controlling a display portion, which, when executed, cause a processing system to perform a method comprising: a first step in which a setting is initialized; a second step in which interrupt processing is allowed; a third step in which image information is displayed in a predetermined mode selected in the first step or in the interrupt processing; a fourth step in which processing proceeds to the third step when a termination instruction is not supplied in the interrupt processing; and a fifth step in which the processing is terminated when the termination instruction is supplied in the interrupt processing, wherein the interrupt processing comprises sixth to eleventh steps, wherein, in the sixth step, the processing proceeds to the seventh step when a predetermined event is supplied, whereas the processing proceeds to the eleventh step when the predetermined event is not supplied, wherein, in the seventh step, the processing proceeds to the eighth step when image information to be displayed next has a predetermined contrast, whereas the processing proceeds to the tenth step when the image information to be displayed next does not have the predetermined contrast, wherein, in the eighth step, the processing proceeds to the ninth step when a proportion of an area of a dark portion in the image information to be displayed next is higher than or equal to a predetermined proportion, whereas the processing proceeds to the tenth step when the proportion of the area of the dark portion is lower than the predetermined proportion, wherein a first mode in which the image information is displayed by an interlace method is selected in the ninth step, wherein a second mode in which the image information is displayed by a progressive method is selected in the tenth step, and wherein the processing returns from the interrupt processing in the eleventh step. 14. A non-transitory computer-readable storage medium storing program instructions for controlling a display portion, which, when executed, cause a processing system to perform a method comprising the steps of: initializing a setting; allowing interrupt processing; displaying image information in a predetermined mode selected in the initialized setting or in the interrupt processing until a termination instruction is supplied in the interrupt processing; and terminating the interrupt processing when the termination instruction is supplied, wherein the interrupt processing comprises the steps of: judging whether a predetermined event is supplied; judging whether image information to be displayed next has a predetermined contrast when the predetermined event is supplied; judging whether a proportion of an area of a dark portion in the image information is higher than or equal to a predetermined proportion when the image information has the predetermined contrast; selecting a first mode in which the image information is displayed by an interlace method when the proportion of the area of the dark portion in the image information is higher than or equal to the predetermined proportion; selecting a second mode in which the image information is displayed by a progressive method when the image information does not have the predetermined contrast and the proportion of the area of the dark portion in the image information is lower than the predetermined proportion; and returning from the interrupt processing.

Assignees

Inventors

Classifications

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • Physics · mapped topic

  • for control of overall brightness · CPC title

  • for control of contrast · CPC title

  • Interaction with scrollbars · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9851839B2 cover?
Eye-friendly display that can reduce eye strain on a user is achieved. A display system includes a display portion, an input portion, and a control portion. The display portion is configured to display an image. The input portion is configured to sense an input from a user and output a signal to the control portion. The control portion is configured to execute a first mode and a second mode. In…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).