Method for stacking electronic components

US9847175B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9847175-B2
Application numberUS-201414152389-A
CountryUS
Kind codeB2
Filing dateJan 10, 2014
Priority dateJun 26, 2012
Publication dateDec 19, 2017
Grant dateDec 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of forming a stacked electronic component, and an electronic component formed by the method wherein the method includes: providing a multiplicity of electronic components wherein each electronic component comprises a first external termination and a second external termination; providing a first lead frame plate and a second lead frame plate wherein the first lead frame plate and the second lead frame plate comprises barbs and leads; providing a molded case comprising a cavity and a bottom; and forming a sandwich of electronic components in an array between the first lead frame plate and the second lead frame plate with the barbs protruding towards the electronic components and the leads extending through the bottom.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of forming a stacked electronic component comprising: providing a multiplicity of electronic components wherein each electronic component of said electronic components comprises a first external termination and a second external termination; providing a first lead frame plate and a second lead frame plate wherein said first lead frame plate and said second lead frame plate comprises barbs and leads; providing a molded case comprising a cavity and an integral bottom; and forming a sandwich of said electronic components in an array between said first lead frame plate and said second lead frame plate with said barbs protruding towards said electronic components; and inserting said sandwich into said molded case with said leads extending through said integral bottom wherein said leads penetrate said integral bottom of said molded case during said inserting and extend there through. 2. The method of forming a stacked electronic component of claim 1 further comprising: forming said array of said electronic components prior to said forming of said sandwich. 3. The method of forming a stacked electronic component of claim 1 further comprising: inserting at least one of said first lead frame plate and said second lead frame plate in said cavity prior to forming said sandwich. 4. The method of forming a stacked electronic component of claim 1 further comprising: forming said sandwich of said electronic components in said array between said first lead frame plate and said second lead frame plate with said barbs protruding towards said electronic components; and inserting said sandwich into said cavity wherein said leads extend through said bottom. 5. The method of forming a stacked electronic component of claim 1 wherein at least one said electronic component is a multilayered ceramic capacitor. 6. The method of forming a stacked electronic component of claim 5 wherein said multilayered ceramic capacitor is terminated with at least one material selected from copper film, plated nickel and plated gold. 7. The method of forming a stacked electronic component of claim 5 wherein said multilayered ceramic capacitor comprises a base metal electrode. 8. The method of forming a stacked electronic component of claim 7 wherein said base metal electrode comprises at least one material selected from the group consisting of nickel, copper, titanium, tungsten and molybdenum. 9. The method of forming a stacked electronic component of claim 5 wherein said multilayered ceramic capacitor comprises a precious metal electrode. 10. The method of forming a stacked electronic component of claim 9 wherein said precious metal electrode comprises a material selected from the group consisting of silver, palladium, gold and platinum. 11. The method of forming a stacked electronic component of claim 5 wherein each said electronic component is a multilayered ceramic capacitor. 12. The method of forming a stacked electronic component of claim 5 wherein at least one said electronic component is selected from a group consisting of resistors, thermistors, inductors, fuses, diodes, and varistors. 13. The method of forming a stacked electronic component of claim 5 wherein said multilayered ceramic capacitor comprises a dielectric selected from the group consisting of calcium-zirconate dielectrics or calcium-strontium-zirconate-titanate dielectrics or barium titanate. 14. The method of forming a stacked electronic component of claim 5 wherein said multilayered ceramic capacitor has a length of at least 1 mm to no more than 100 mm. 15. The method of forming a stacked electronic component of claim 14 wherein said multilayered ceramic capacitor has a length of at least 3 to no more than 20 mm. 16. The method of forming a stacked electronic component of claim 1 wherein said sandwich does not comprise an adhesive between said electronic component and said first lead frame plate. 17. The method of forming a stacked electronic component of claim 1 further comprising forming a sintered silver undercoat on said lead frame plate. 18. The method of forming a stacked electronic component of claim 1 wherein said lead frame plates are coated with a nickel barrier layer and a gold, Pd/Ag, Ag plating layer. 19. The method of forming a stacked electronic component of claim 1 wherein said first lead frame plate comprises a material selected from the group consisting of nickel iron alloys, phosphor bronze alloys and beryllium copper alloys. 20. The method of forming a stacked electronic component of claim 1 wherein said first lead frame plate has a thickness of between 0.1 mm-0.6 mm. 21. The method of forming a stacked electronic component of claim 1 wherein said barbs protrude at least 0.1 to no more than 0.8 mm. 22. The method of forming a stacked electronic component of claim 1 wherein said barbs are at an 5°-30° inward bend angle sloping in a downward direction towards said leads. 23. The method of forming a stacked electronic component of claim 1 wherein said molded case comprises a material selected from the group consisting of polyimide, polysulfone, FR4, ceramic or glass. 24. The method of forming a stacked electronic component of claim 1 wherein said molded case comprises a material with a Tg of greater than 175° C. 25. The method of forming a stacked electronic component of claim 1 wherein said molded case has a wall thickness of at least 1.0 mm to no more than 10 mm. 26. The method of forming a stacked electronic component of claim 25 wherein said molded case has a wall thickness of no more than 4.0 mm. 27. The method of forming a stacked electronic component of claim 1 comprising no more than 320 of said electronic components. 28. The method of forming a stacked electronic component of claim 1 wherein said molded case further comprises internal dividers in said cavity. 29. The method of forming a stacked electronic component of claim 1 further comprising adding a cover over said molded case to fully encapsulate said electronic components. 30. A method of forming an electronic device comprising: forming a stacked electronic component by the method of; providing a multiplicity of electronic components wherein each electronic component of said electronic components comprises a first external termination and a second external termination; providing a first lead frame plate and a second lead frame plate wherein said first lead frame plate and said second lead frame plate comprises barbs and leads; providing a molded case comprising a cavity and an integral bottom; and forming a sandwich of said electronic components in an array between said first lead frame plate and said second lead frame plate with said barbs protruding towards said electronic components; and inserting said sandwich into said molded case with said leads extending through said integral bottom wherein said leads penetrate said integral bottom of said molded case during said inserting and extend there through; placing said stacked electronic component on a circuit board; and passing said circuit board through an IR reflow oven, or IR/convection reflow oven, or a convection oven, or exposed to hot bar reflow or flame reflow heat sufficient to melt the low temperature metal to enhance the electrical connection of the device.

Assignees

Inventors

Classifications

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

  • Electric condenser making · CPC title

  • the resistor being suspended between and being supported by two supporting sections (H01C1/016 takes precedence) · CPC title

  • electrically connecting two or more layers of a stacked or rolled capacitor · CPC title

  • Terminals or tapping points specially adapted for resistors; Arrangements of terminals or tapping points on resistors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9847175B2 cover?
A method of forming a stacked electronic component, and an electronic component formed by the method wherein the method includes: providing a multiplicity of electronic components wherein each electronic component comprises a first external termination and a second external termination; providing a first lead frame plate and a second lead frame plate wherein the first lead frame plate an…
Who is the assignee on this patent?
Kemet Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).