Display apparatus having an electric shield layer

US9842892B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9842892-B2
Application numberUS-201514660813-A
CountryUS
Kind codeB2
Filing dateMar 17, 2015
Priority dateAug 5, 2014
Publication dateDec 12, 2017
Grant dateDec 12, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus includes: a thin-film transistor including a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; and a shield layer between the data line and a component of the thin-film transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a thin-film transistor comprising a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; and an electric shield layer in a layer different from the data line, the source electrode, the drain electrode, and the gate electrode such that the electric shield layer is between the data line and a component of the thin-film transistor and directly overlaps at least one of the data line and the component of the thin-film transistor. 2. The display apparatus of claim 1 , wherein the electric shield layer is between at least one of the source electrode and the data line, the drain electrode and the data line, or the gate electrode and the data line. 3. The display apparatus of claim 1 , further comprising a storage capacitor comprising a first storage capacitor plate and a second storage capacitor plate, the second storage capacitor plate overlapping the first storage capacitor plate and being above the first storage capacitor plate, wherein the data line is in a layer above the second storage capacitor plate, and the second storage capacitor plate comprises the electric shield layer, and the electric shield layer extends between the gate electrode and the data line or extends below the data line. 4. The display apparatus of claim 3 , wherein the first storage capacitor plate is electrically coupled to the gate electrode. 5. The display apparatus of claim 4 , wherein the first storage capacitor plate and the gate electrode are integrally formed. 6. The display apparatus of claim 1 , wherein the gate electrode comprises a first gate electrode and a second gate electrode, and the electric shield layer is between the data line and the component, wherein the component is between the first gate electrode and the second gate electrode of the thin-film transistor. 7. The display apparatus of claim 6 , further comprising a storage capacitor comprising a first storage capacitor plate and a second storage capacitor plate, the second storage capacitor plate overlapping the first storage capacitor plate and being above the first storage capacitor plate, wherein the data line is in a layer above the second storage capacitor plate, and the second storage capacitor plate comprises the electric shield layer and extends at least one of between the data line and the component, between the first gate electrode and the second gate electrode of the thin-film transistor, or below the data line. 8. The display apparatus of claim 7 , further comprising a driving thin-film transistor comprising a driving gate electrode electrically coupled to the first storage capacitor plate and a driving drain electrode electrically coupled to the source electrode, wherein the first storage capacitor plate is electrically coupled to the drain electrode. 9. The display apparatus of claim 6 , further comprising: a storage capacitor comprising a first storage capacitor plate and a second storage capacitor plate, the second storage capacitor plate overlapping the first storage capacitor plate and being above the first storage capacitor plate; and an initialization voltage line configured to transmit an initialization voltage to a driving gate electrode electrically coupled to the first storage capacitor plate of a driving thin-film transistor, wherein the initialization voltage line is in a same layer as the second storage capacitor plate, wherein the drain electrode is electrically coupled to the first storage capacitor plate and the source electrode is electrically coupled to the initialization voltage line, the data line is in a layer above the second storage capacitor plate, and the electric shield layer is integrated with the initialization voltage line and extends at least one of between the data line and the component, above the component between the first gate electrode and the second gate electrode of the thin-film transistor, or below the data line. 10. A display apparatus comprising: a thin-film transistor comprising a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; a storage capacitor comprising: a first storage capacitor plate electrically coupled to the drain electrode; and a second storage capacitor plate in a layer different from the first storage capacitor plate, wherein the second storage capacitor plate overlaps the first storage capacitor plate; and an initialization voltage line configured to transmit an initialization voltage to a driving gate electrode electrically coupled to the first storage capacitor plate of a driving thin-film transistor and is electrically coupled to the source electrode, wherein the gate electrode comprises a first gate electrode and a second gate electrode in a same layer, and one of the first gate electrode and the second gate electrode is at least partially between the data line and a component of the thin-film transistor, the component being between the other of the first gate electrode and the second gate electrode and the source electrode. 11. The display apparatus of claim 10 , wherein the one of the first gate electrode and the second gate electrode extends below or above the data line. 12. A display apparatus comprising: a thin-film transistor comprising a source electrode, a drain electrode, and a gate electrode; a control signal line in a layer different from the source electrode, the drain electrode, and the gate electrode, and wherein the control signal line is configured to transmit a control signal; and electric shield layer in a layer different from the control signal line, the source electrode, the drain electrode, and the gate electrode such that the electric shield layer is between the control signal line and a component of the thin-film transistor and directly overlaps at least one of the control signal line and the component of the thin-film transistor. 13. The display apparatus of claim 1 , wherein the electric shield layer directly overlaps the data line. 14. The display apparatus of claim 1 , wherein the electric shield layer directly overlaps the component of the thin-film transistor. 15. The display apparatus of claim 12 , wherein the electric shield layer directly overlaps the control signal line. 16. The display apparatus of claim 12 , wherein the electric shield layer directly overlaps the component of the thin-film transistor. 17. A display apparatus comprising: a thin-film transistor comprising a source electrode, a drain electrode, and a gate electrode; a first insulating layer between the source and drain electrodes and the gate electrode of the thin-film transistor; a second insulating layer on the first insulating layer and over the gate electrode; an interlayer insulating layer on the second insulating layer; a connecting unit on the interlayer insulating layer and connected to the drain electrode of the thin-film transistor through openings in the interlayer insulating layer, the second insulating layer, and the first insulating layer; a data line on a same layer as the connecting unit, comprising a same material as the connecting unit, and configured to transmit a data signal; and electric shield layer on the second insulating layer and below the interlayer insulating layer. 18. The displa

Assignees

Inventors

Classifications

  • Storage capacitors associated with the pixel electrode · CPC title

  • Multilayer wirings · CPC title

  • Shield electrodes · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • H10D86/441Primary

    Interconnections, e.g. scanning lines · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9842892B2 cover?
A display apparatus includes: a thin-film transistor including a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; and a shield layer between the data line and a component of the thin-film transistor.
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D86/441. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 12 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).