Voltage regulator, application-specific integrated circuit and method for providing a load with a regulated voltage

US9841777B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9841777-B2
Application numberUS-201314888956-A
CountryUS
Kind codeB2
Filing dateMay 29, 2013
Priority dateMay 29, 2013
Publication dateDec 12, 2017
Grant dateDec 12, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage regulator for digital loads combines a closed loop regulation circuit with an open loop topology. A transistor and a bank of transistors share the same voltage source VDD and gate control current. Each of the bank of transistors is sized to match different current load requirements and one or more may be switched in or out as appropriate when the digital load transitions from one operating mode to another. The regulator has good DC load regulation and unconditional stability regardless of output capacitance.

First claim

Opening claim text (preview).

The invention claimed is: 1. A voltage regulator to provide an output regulated voltage to a load, the voltage regulator comprising: a regulator output, a first pass device arranged to receive a supply voltage and to generate an internal regulated voltage according to a control signal, a control circuit arranged to generate the control signal according to a feedback voltage, a feedback circuit to generate the feedback voltage according to the internal regulated voltage, a second pass device having an output node which is operably coupled to the regulator output and being sized to match a first predicted load current requirement, the and arranged to receive said supply voltage and said control signal and to generate the output regulated voltage at the regulator output according to said control signal for application to the load; a first switch coupled to the supply voltage; a controller to provide a control signal to the first switch, the controller to open and close the first switch based on a change in a current load requirement; and a third pass device coupled to the first switch, the third pass device having an output node which is operably coupled to the regulator output and being sized to match a different predicted load current requirement, the third pass device to receive the control signal and to receive, via a respective switch, the supply voltage, and to generate the output regulated voltage at the regulator output according to said control signal for application to the load. 2. The voltage regulator of claim 1 comprising: one or more further switches and one or more further pass devices each having an output node which is operably coupled to the regulator output and being sized to match different predicted load current requirements and each being arranged to receive the control signal and to receive, via a respective switch, the supply voltage, wherein said switches are opened and closed by the controller and wherein each one or more further pass devices are arranged to generate the output regulated voltage at the regulator output according to said control signal for application to the load. 3. The voltage regulator of claim 1 wherein at least one of the pass devices comprises an N channel MOSFET (metal oxide field effect transistor). 4. The voltage regulator of claim 3 wherein a threshold voltage of the at least one of the pass devices comprising an N channel MOSFET is substantially zero. 5. The voltage regulator of claim 3 wherein the first, second and further pass devices comprising N channel MOSFETs are configured as a source followers. 6. The voltage regulator of claim 1 wherein the pass devices are sized by gate width. 7. The voltage regulator of claim 2 wherein a third pass device has a greater width than the second pass device. 8. The voltage regulator of claim 2 wherein the second pass device comprises 1 unit device and a third pass device comprises N unit devices where N is an integer greater than 1. 9. The voltage regulator of claim 1 comprising a temperature-dependent static current load operably coupled between an output node of the first pass device and ground. 10. The voltage regulator of claim 1 wherein the voltage regulator is implemented in an integrated circuit device. 11. A method for providing a load with a regulated voltage, the method comprising: receiving at a first pass device a supply voltage and a control signal, generating, at the first pass device, a first regulated voltage according to the control signal wherein the control signal is derived from an output of the first pass device, and receiving at a second pass device which is sized to match a first predicted load current requirement, said supply voltage and said control signal, and at the second pass device, generating a regulated output voltage according to said control signal and applying the regulated output voltage to an output of the regulator, receiving, at a controller, a signal indicative of an imminent additional requirement in load current; closing a switch in response to the signal; connecting a third pass device, sized to match the additional load current requirement, between the supply voltage and the output of the regulator in response to closing the switch; and controlling the third pass device with said control signal. 12. The method of claim 11 further comprising connecting a third pass device between the supply voltage and the output of the regulator to match a desired value of the regulated output voltage. 13. The method of claim 11 further comprising trimming a value of a feedback circuit which controls the first pass device to match a desired value of the regulated output voltage. 14. An integrated circuit device comprising: a voltage regulator comprising: a regulator output, a first pass device arranged to receive a supply voltage and to generate an internal regulated voltage according to a control signal, a control circuit arranged to generate the control signal according to a feedback voltage, a feedback circuit for generating the feedback voltage according to the internal regulated voltage, a second pass device having an output node which is operably coupled to the regulator output and being sized to match a first predicted load current requirement and arranged to receive said supply voltage and said control signal and to generate an output regulated voltage at the regulator output according to said control signal for application to the load; a first switch coupled to the supply voltage; a controller to provide a control signal to the first switch, the controller to open and close the first switch based on a change in a current load requirement; and a third pass device coupled to the first switch, the third pass device having an output node which is operably coupled to the regulator output and being sized to match a different predicted load current requirement, the third pass device to receive the control signal and to receive, via a respective switch, the supply voltage, and to generate the output regulated voltage at the regulator output according to said control signal for application to the load an Application Specific Integrated Circuit arranged to generate a notification signal for application to the voltage regulator, said signal being indicative of a current requirement. 15. The integrated circuit device of claim 14 , wherein the voltage regulator further comprises: a controller; one or more switches and one or more further pass devices each having an output node which is operably coupled to the regulator output and being sized to match different predicted load current requirements and each being arranged to receive the control signal and to receive, via a respective switch, the supply voltage, wherein said switches are opened and closed by the controller and wherein each one or more further pass devices are arranged to generate a regulated voltage at the regulator output according to said control signal for application to the load. 16. The integrated circuit device of claim 14 , wherein at least one of the pass devices comprises an N channel MOSFET (metal oxide field effect transistor). 17. The integrated circuit device of claim 16 wherein the threshold voltage of at least one or the pass devices comprising an N channel MOSFET is substantially zero. 18. The integrated circuit device of claim 16 wherein the first, second and further pass devices comprising N channel MOSFETs are configured as a source followers.

Assignees

Inventors

Classifications

  • using semiconductor devices in series with the load as final control devices (G05F1/461 takes precedence) · CPC title

  • G05F1/575Primary

    characterised by the feedback circuit · CPC title

  • sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor (G05F1/563 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9841777B2 cover?
A voltage regulator for digital loads combines a closed loop regulation circuit with an open loop topology. A transistor and a bank of transistors share the same voltage source VDD and gate control current. Each of the bank of transistors is sized to match different current load requirements and one or more may be switched in or out as appropriate when the digital load transitions from one oper…
Who is the assignee on this patent?
Enjalbert Jerome, Kruecken Joachim, Ouaddah Jalal, and 1 more
What technology area does this patent fall under?
Primary CPC classification G05F1/575. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 12 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).