Display panel and method of manufacturing the same

US9841631B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9841631-B2
Application numberUS-201615269563-A
CountryUS
Kind codeB2
Filing dateSep 19, 2016
Priority dateJan 14, 2014
Publication dateDec 12, 2017
Grant dateDec 12, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes a first substrate, a first thin film transistor disposed on the first substrate, a color filter disposed on the first thin film transistor, a passivation layer disposed on the color filter, a first opening being formed through the passivation layer and extending into the color filter, and a first pixel electrode disposed on the passivation layer, electrically connected to the first thin film transistor, and overlapping the first opening.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a display panel comprising: forming an array substrate comprising: forming a thin film transistor on a substrate; forming a color filter on the thin film transistor; forming a passivation layer on the color filter to cover the color filter; forming an opening through the passivation layer extending into the color filter, so that a groove is formed on a top surface of the color filter; and forming a pixel electrode on the passivation layer, the pixel electrode electrically connected to the thin film transistor, the pixel electrode overlapping the opening of the passivation layer and making contact with the groove of the color filter; forming an opposite substrate facing the array substrate; and forming a liquid crystal layer between the array substrate and the opposite substrate. 2. The method of claim 1 , wherein forming the liquid crystal layer comprises: injecting a liquid crystal material between the array substrate and the opposite substrate, the liquid crystal material comprising liquid crystal molecules and at least one curable reactive mesogen; and hardening the reactive mesogen by irradiating light. 3. The method of claim 2 , wherein hardening the reactive mesogen comprises irradiating light in a direction from the array substrate to the opposite substrate. 4. The method of claim 1 , wherein forming the opening through the passivation layer comprises: dry etching the passivation layer using a mask having a slit or half-tone area at a first area corresponding to the opening. 5. The method of claim 1 , wherein in forming the opening through the passivation layer, a recess is formed extending into the color filter by etching a portion of the color filter corresponding to the opening, and a depth of the recess of the color filter is less than about 0.5 μm.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9841631B2 cover?
A display panel includes a first substrate, a first thin film transistor disposed on the first substrate, a color filter disposed on the first thin film transistor, a passivation layer disposed on the color filter, a first opening being formed through the passivation layer and extending into the color filter, and a first pixel electrode disposed on the passivation layer, electrically connected …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/133345. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 12 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).