Array substrate and display apparatus
US-2024361643-A1 · Oct 31, 2024 · US
US9841630B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9841630-B2 |
| Application number | US-201514908115-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 8, 2015 |
| Priority date | Aug 17, 2015 |
| Publication date | Dec 12, 2017 |
| Grant date | Dec 12, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A thin-film transistor array substrate and a liquid crystal display panel are provided. The thin-film transistor array substrate includes a substrate, a thin-film transistor array, a color resisting layer and an alignment film The substrate includes a first surface and a second surface opposing to each other. The first surface has a revealing region and a non-revealing region surrounding the revealing region. The thin-film transistor array is arranged on the first surface of the substrate. The color resisting layer is arranged on the thin-film transistor array and has a trench located correspondingly to the non-revealing region. The alignment film is arranged on the color resisting layer.
Opening claim text (preview).
What is claimed is: 1. A thin-film transistor array substrate, comprising: a substrate comprising a first surface and a second surface opposing to each other, the first surface having a revealing region and a non-revealing region surrounding the revealing region; a thin-film transistor array arranged on the first surface of the substrate; a color resisting layer which is arranged on the thin-film transistor array and comprises a trench located correspondingly to the non-revealing region; and an alignment film arranged on the color resisting layer. 2. The thin-film transistor array substrate according to claim 1 , wherein the color resisting layer comprises at least one trench. 3. The thin-film transistor array substrate according to claim 1 , wherein the color resisting layer comprises a plurality of trenches that are parallel with each other. 4. The thin-film transistor array substrate according to claim 1 , wherein the color resisting layer comprises a plurality of trenches that are formed in a grid pattern. 5. A liquid crystal display panel, comprising a thin-film transistor array substrate which comprises: a first substrate comprising a first surface and a second surface opposing to each other, the first surface having a revealing region and a non-revealing region surrounding the revealing region; a thin-film transistor array arranged on the first surface of the first substrate; a color resisting layer which is arranged on the thin-film transistor array and comprises a first trench located correspondingly to the non-revealing region; and a first alignment film arranged on the color resisting layer. 6. The liquid crystal display panel according to claim 5 , wherein the color resisting layer comprises at least one first trench. 7. The liquid crystal display panel according to claim 5 , wherein the color resisting layer comprises a plurality of first trenches that are parallel with each other. 8. The liquid crystal display panel according to claim 5 , wherein the color resisting layer comprises a plurality of first trenches that are formed in a grid pattern. 9. The liquid crystal display panel according to claim 5 further comprising a second substrate, the second substrate comprising a third surface and a fourth surface opposing to each other, the third surface which is closer to the first surface in comparison with the fourth surface having a black matrix layer, the black matrix layer having a second trench opposing to the first trench. 10. The liquid crystal display panel according to claim 9 , wherein the second trench faces directly to the first trench or interlaces with the first trench.
in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title
Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes · CPC title
Light shielding layers, e.g. black matrix (G02F1/136209 takes precedence) · CPC title
Physics · mapped topic
Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.