Selecting reversible resistance memory cells based on initial resistance switching

US9837153B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9837153-B1
Application numberUS-201715468512-A
CountryUS
Kind codeB1
Filing dateMar 24, 2017
Priority dateMar 24, 2017
Publication dateDec 5, 2017
Grant dateDec 5, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Technology is described for selecting a group of reversible-resistance memory cells in which to store data based on information regarding switching the reversible-resistance memory cells from a first resistance state in which the reversible-resistance memory cells are in immediately after fabrication to a second resistance state for the first time after fabrication. Information regarding switching the reversible-resistance memory cells from the first resistance state to the second resistance state for the first time after fabrication may provide insight into factors including, but not limited to, endurance and data retention. In one aspect, a control circuit is configured to select a group of reversible-resistance memory cells in which to store data based on both the difficulty in switching from the first resistance state to the second resistance state for the first time after fabrication and a temperature of the data to be stored in the memory system.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: a plurality of reversible-resistance memory cells; a control circuit in communication with the plurality of reversible-resistance memory cells, the control circuit configured to: access information regarding switching groups of the reversible-resistance memory cells from a first resistance state in which the reversible-resistance memory cells are in immediately after fabrication to a second resistance state for the first time after fabrication; select a group of reversible-resistance memory cells to store data based on the information for respective ones of the groups; and store data in the selected group. 2. The apparatus of claim 1 , wherein the information is based on a difficulty in switching groups of the reversible-resistance memory cells from the first resistance state to the second resistance state for the first time after fabrication. 3. The apparatus of claim 1 , wherein the information is based on a difficulty in forming groups of the reversible-resistance memory cells after fabrication. 4. The apparatus of claim 1 , wherein the information is based on a difficulty in initializing groups of the reversible-resistance memory cells after fabrication. 5. The apparatus of claim 1 , wherein the control circuit is configured to select a group of the reversible-resistance memory cells based on both a difficulty in switching groups of the reversible-resistance memory cells from the first resistance state to the second resistance state for the first time after fabrication and a temperature of the data to be stored. 6. The apparatus of claim 5 wherein, to select a group based on both the difficulty in switching groups of the reversible-resistance memory cells from the first resistance state to the second resistance state for the first time after fabrication and a temperature of the data to be stored, the control circuit is configured to: store data having a first temperature in groups of reversible-resistance memory cells for which switching from the first resistance state to the second resistance state for the first time after fabrication has a first difficulty; and store data having a second temperature in groups of reversible-resistance memory cells for which switching from the first resistance state to a low resistance state for the first time after fabrication has a second difficulty that is greater than the first difficulty, wherein the second temperature is less than the first temperature. 7. The apparatus of claim 5 wherein, to select a group based on both the difficulty in switching from the first resistance state to the second resistance state for the first time after fabrication and a temperature of the data to be stored, the control circuit is configured to: store data having a first temperature in groups of reversible-resistance memory cells for which switching from the first resistance state to the second resistance state for the first time after fabrication has a first difficulty; and store data having a second temperature in groups of reversible-resistance memory cells for which switching from the first resistance state to the second resistance state for the first time after fabrication has a second difficulty that is greater than the first difficulty, wherein the second temperature is greater than the first temperature. 8. The apparatus of claim 7 wherein, to select a group based on both the difficulty in switching from the first resistance state to the second resistance state for the first time after fabrication and a temperature of the data to be stored, the control circuit is further configured to: store data having a third temperature in groups of reversible-resistance memory cells for which switching from the first resistance state to the second resistance state for the first time after fabrication has a third difficulty that is greater than both the first and second difficulties, wherein the third temperature is less than the first temperature and less than the second temperature. 9. The apparatus of claim 1 , further comprising storage that stores the indication of difficulty in switching from the first resistance state to the second resistance state for the first time after fabrication, wherein the stored indication is based on how many iterations of a process is used to switch reversible-resistance memory cells in a group from the first resistance state to the second resistance state for the first time after fabrication. 10. A method of operating a non-volatile memory system comprising reversible-resistance memory cells, comprising: accessing information that characterizes groups of the reversible-resistance memory cells based on how many iterations of a forming procedure were used to form the reversible-resistance memory cells in the respective groups; selecting a group of the reversible-resistance memory cells based on the information; and storing data in the selected group. 11. The method of claim 10 , wherein the selecting a group of the reversible-resistance memory cells is based on both the information and a temperature of data to be stored in the memory system. 12. The method of claim 11 , wherein the selecting a group of the reversible-resistance memory cells based on the both the information and a temperature of data to be stored in the memory system comprises: storing data having a first temperature in groups of the reversible-resistance memory cells for which forming is characterized by a first range of forming iterations; and storing data having a second temperature in reversible-resistance memory cells for which forming is characterized by a second range of forming iterations that is greater than the first range, wherein the second temperature is less than the first temperature. 13. The method of claim 11 , wherein the selecting a group of the reversible-resistance memory cells based on the both the information and a temperature of data to be stored in the memory system comprises: storing data having a first temperature in reversible-resistance memory cells for which forming is characterized by a first range of forming iterations; and storing data having a second temperature in reversible-resistance memory cells for which forming is characterized by a second range of forming iterations that is less than the first range, wherein the second temperature is less than the first temperature. 14. The method of claim 13 , wherein the selecting a group of the reversible-resistance memory cells based on the both the information and a temperature of data to be stored in the memory system further comprises: storing data having a third temperature in reversible-resistance memory cells for which forming has a third range of forming iterations that is greater than both the first and second ranges, wherein the third temperature is less than the first temperature and less than the second temperature. 15. The method of claim 10 , wherein the selecting a group of the reversible-resistance memory cells based on the information comprises: performing logical to physical mapping of data to the reversible-resistance memory cells based on the information. 16. The method of claim 10 , wherein the selecting a group of the reversible-resistance memory cells based on the information comprises: performing wear-leveling of the reversible-resistance memory cells based on the information. 17. A non-volatile memory system, comprising: a plurality of reversible-resistance memory cells; means for accessing stored information of difficulty in switching groups of the reversible-resistance memory cells

Assignees

Inventors

Classifications

  • Writing or programming circuits or methods · CPC title

  • using resistive RAM [RRAM] elements · CPC title

  • Address translation · CPC title

  • Evaluating degradation, retention or wearout, e.g. by counting writing cycles · CPC title

  • Write to perform initialising, forming process, electro forming or conditioning · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9837153B1 cover?
Technology is described for selecting a group of reversible-resistance memory cells in which to store data based on information regarding switching the reversible-resistance memory cells from a first resistance state in which the reversible-resistance memory cells are in immediately after fabrication to a second resistance state for the first time after fabrication. Information regarding switch…
Who is the assignee on this patent?
Western Digital Tech Inc
What technology area does this patent fall under?
Primary CPC classification G11C13/0069. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).