Interpolated video error concealment
US-9247243-B1 · Jan 26, 2016 · US
US9837053B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9837053-B1 |
| Application number | US-201615176131-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jun 7, 2016 |
| Priority date | Jun 7, 2016 |
| Publication date | Dec 5, 2017 |
| Grant date | Dec 5, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display method includes steps of: receiving, by the controller, a first frame and a second frame from an input data; up-converting, by the controller, a frame rate of the input data to produce a third frame based on the first frame and the second frame; identifying, by the controller, a static image content of the third frame according to a comparison of the first frame and the second frame; controlling, by the controller, the driver circuit not to update data of pixels within a static display area of the display panel corresponding to the static image content during the period of time that the third frame is displayed by the display panel.
Opening claim text (preview).
What is claimed is: 1. A display method of a display device including a controller, a display panel and a driver circuit responsive to the controller to drive the display panel, comprising: receiving, by the controller, a first frame and a second frame from an input data; up-converting, by the controller, a frame rate of the input data to produce a third frame based on the first frame and the second frame; identifying, by the controller, a static image content of the third frame according to a comparison of the first frame and the second frame; and controlling, by the controller, the driver circuit not to update data of pixels within a static display area of the display panel corresponding to the static image content during the period of time that the third frame is displayed by the display panel; comparing the first frame with the second frame to recognize image content that remains unchanged between the first frame and the second frame as the static image content, and to recognize image content that varies between the first frame and the second frame as a dynamic image content of the third frame; jumping to updating data of pixels within a dynamic display area of the display panel corresponding to the dynamic image content of the third frame by skipping updating the data of the pixels within the static display area of the display panel in a frame time; and after the data of the pixels within the dynamic display area are updated to the dynamic image content of the third frame, using the rest of the frame time to display a fourth frame, wherein the fourth frame is produced based on the first frame and the second frame. 2. The display method according to claim 1 , wherein the driver circuit comprises a gate driver and a source driver, and the display method further comprises: holding the data of the pixels within the static display area when the third frame is displayed by deactivating at least one of the gate driver and the source driver. 3. The display method according to claim 1 , further comprising: interpolating the first frame and the second frame to produce the third frame. 4. The display method according to claim 1 , wherein the first frame and the second frame are two successive frames in the input data.
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title
Frame memory handling · CPC title
Power processing, i.e. workload management for processors involved in display operations, such as CPUs or GPUs · CPC title
by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel · CPC title
Arrangements for updating the contents of the bit-mapped memory · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.