Synchronization of clocks and sensors via exponential-based TDR and communication of exponential-null pulse sequences

US9831972B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9831972-B2
Application numberUS-201615388007-A
CountryUS
Kind codeB2
Filing dateDec 22, 2016
Priority dateDec 23, 2015
Publication dateNov 28, 2017
Grant dateNov 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for establishing synchronization between a master clock and a slave clock. A transmitter near the master clock transmits a pulse sequence onto an electrical cable that extends between the transmitter and a receiver near the slave clock. Each pulse of the pulse sequence is either a null pulse (i.e., a zero pulse) or a pulse of exponential kind, depending a corresponding bit in a bit sequence. Each pulse of exponential kind has a leading edge pf exponential shape corresponding to the exponential coefficient α. The bit sequence represents the sum of (a) a current timestamp of the master clock and (b) an adjustment value that represents the one-way time of-flight of the exponentially shaped leading edge through the cable. The receiver recovers the bit sequence from the pulse sequence, and loads the bit sequence into the slave clock, to establish synchronization.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for facilitating synchronization of a master clock unit at a first location with a slave clock unit at a second location, different from the first location, the method comprising: performing operations using first circuitry situated at the first location, wherein the operations include: transmitting a sequence of pulses onto an electrical cable at a first end of the electrical cable, wherein the electrical cable extends between the first location and the second location, wherein each of the pulses of said sequence is either a zero pulse or a pulse of exponential kind, depending on a respective bit in a binary representation of a given time value, wherein the given time value depends at least on: (a) a current time value of the master clock; and (b) a one-way time of flight through the electrical cable, wherein each pulse of exponential kind in the sequence of pulses has a leading edge that is exponentially shaped with the exponential coefficient value α. 2. The method of claim 1 , further comprising: transmitting a first pulse onto the electrical cable at the first end of the electrical cable, wherein a leading edge of the first pulse has the exponential shape with exponential coefficient value α; measuring a round trip time-of-flight of the first pulse through the electrical cable, wherein the round trip time-of-flight is measured in terms of a number of clock cycles of the master clock unit; dividing the round trip time-of-flight by two to obtain the one-way time-of-flight. 3. The method of claim 2 , wherein said measuring the round trip time-of-flight of the first pulse includes averaging a plurality of time separation values corresponding respectively to a plurality of amplitude thresholds spanning a given amplitude range, wherein each of the time separation values is a time separation between (a) a time when a leading edge of a return pulse responsive to the transmitted first pulse crosses the respective amplitude threshold and (b) a time when the leading edge of the transmitted first pulse crosses the respective amplitude threshold, wherein the given amplitude range is a subrange of a full amplitude range of the leading edge of the return pulse, wherein the given amplitude range is an interval over which time separation value is relatively constant. 4. The method of claim 2 , wherein a duration t P of the leading edge of the first pulse satisfies the condition that the product αt P equals a constant r in the range [5.0,7.0], wherein the leading edge of the first pulse conforms to the expression D P *exp(αt), where t is time, where D P is determined based on the equation D P *exp(r)=V PEAK , wherein V PEAK is an amplitude of a peak of the leading edge of the first pulse. 5. The method of claim 1 , wherein the given time value is a sum of at least: (a) the current time value of the master clock; and (b) a number of clock cycles of the master clock corresponding to the one-way time of flight through the electrical cable. 6. The method of claim 1 , wherein the first circuity includes a digital-to-analog conversion (DAC) circuit, wherein each pulse of exponential kind in said sequence of pulses is generated by applying a set of sample values to the DAC circuit. 7. The method of claim 1 , wherein each pulse of exponential kind in said sequence of pulses is generated by an analog circuit including an analog integrator and an analog amplifier, wherein an output of the analog amplifier is coupled to an input of the analog integrator. 8. The method of claim 1 , wherein each pulse of exponential kind in said sequence of pulses is generated by applying a linear ramp signal to an analog circuit element whose current-voltage characteristic is exponentially shaped. 9. The method of claim 1 , wherein each pulse of exponential kind in said sequence of pulses is generated by: generating a plurality of analog signals corresponding respectively to terms in a Taylor series approximation of an exponential function; and adding the plurality of analog signals using an analog addition circuit. 10. The method of claim 1 , wherein the slave clock is used to control timing of a process at or near the second location. 11. The method of claim 10 , wherein the process includes one or more of the following: a measurement of one or more physical quantities; an analog-to-digital conversion of a signal received by a receiver; a purchase of an item from an online exchange or marketplace; a transmission of a radio signal into space; a transmission of an electrical signal onto an electrically conductive medium; a transmission of an optical signal onto an optical fiber. 12. The method of claim 1 , wherein the master clock unit is used to control timing of a first process at or near the first location, wherein the slave clock unit is used to control timing of a second process at or near the second location. 13. The method of claim 1 , wherein the operations also include: transmitting an action trigger time to second circuitry at the second location, wherein the action trigger time is a future time value of the master clock unit at which second circuitry at the second location is to perform an action, wherein the action trigger time is transmitted after the transmission of the sequence of pulses. 14. A method for facilitating synchronization of a master clock unit at a first location with a slave clock unit at a second location, different from the first location, the method comprising: performing operations using circuitry situated at the second location, wherein the operations include: receiving a sequence of pulses from an end of the electrical cable, wherein the electrical cable extends between the first location and the second location, wherein each of the pulses of said sequence is either a zero pulse or a pulse of exponential kind, wherein each pulse of exponential kind in the sequence of pulses has a leading edge that is exponentially shaped with the exponential coefficient value α; converting the received sequence of pulses into a corresponding sequence of bits in order to recover a first time value, wherein each of the pulses of said sequence of pulses is used to determine a corresponding one of the bits of said sequence of bits; loading the first time value or a value derived from the first time value into the slave clock unit in order to synchronize the slave clock unit with the master clock unit. 15. The method of claim 14 , wherein the first time value is a sum of at least: (a) a time value of the master clock; and (b) a number of clock cycles of the master clock corresponding to a one-way time of flight through the electrical cable. 16. The method of claim 15 , wherein the sum also includes: (c) a value that accounts for a temporal length of the pulse sequence in terms of clock cycles of the master clock unit. 17. The method of claim 14 , wherein the operations also include: receiving a signal from the end of the electrical cable, wherein the signal indicates an action trigger time, wherein the action trigger time is a future time value of the master clock unit at which said circuitry is to perform an action. 18. The method of claim 14 , wherein said circuitry includes threshold detection circuitry, which is configured to perform said converting by determining, for each pulse of the pulse sequence, whether the pulse exceeds a threshold. 19. The method of claim 18 , wherein the threshold is programmable. 20. The method of claim 14 , wherein, after said loading of the firs

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9831972B2 cover?
A method for establishing synchronization between a master clock and a slave clock. A transmitter near the master clock transmits a pulse sequence onto an electrical cable that extends between the transmitter and a receiver near the slave clock. Each pulse of the pulse sequence is either a null pulse (i.e., a zero pulse) or a pulse of exponential kind, depending a corresponding bit in a bit seq…
Who is the assignee on this patent?
Univ Texas, Univ Texas
What technology area does this patent fall under?
Primary CPC classification H04J3/0644. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).