Three terminal SOT memory cell with anomalous Hall effect

US9830966B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9830966-B2
Application numberUS-201514927414-A
CountryUS
Kind codeB2
Filing dateOct 29, 2015
Priority dateOct 29, 2015
Publication dateNov 28, 2017
Grant dateNov 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method and apparatus for deterministically switching a free layer in a spin orbit torque magnetoresistive random access memory (SOT-MRAM) cell is disclosed herein. In one embodiment, an SOT-MRAM memory cell is provided. The SOT-MRAM memory cell includes a magnetic tunnel junction, a ferromagnetic bias layer, and an antiferromagnetic layer. The magnetic tunnel junction includes a free layer having primarily two bi-stable magnetization directions, a reference layer having a fixed magnetization direction, and an insulating tunnel barrier layer positioned between the free layer and the reference layer. The ferromagnetic bias layer is configured to provide spin orbit torque via anomalous Hall effect and simultaneously configured to provide a magnetic bias field on the free layer to achieve deterministic switching. The antiferromagnetic layer is positioned below the ferromagnetic bias layer and is configured to pin a magnetization direction of the ferromagnetic bias layer in a predetermined direction.

First claim

Opening claim text (preview).

What is claimed is: 1. A spin orbit torque magnetoresistive random access memory (SOT-MRAM) cell, comprising: a magnetic tunnel junction, comprising: a free layer having primarily two bi-stable magnetization directions; a reference layer having a fixed magnetization direction; and an insulating tunnel barrier layer positioned between the free layer and the reference layer; a ferromagnetic bias layer configured to provide spin orbit torque via anomalous Hall effect and simultaneously configured to provide a magnetic bias field on the free layer to achieve deterministic switching, wherein the ferromagnetic bias layer comprises tapered edges; and an antiferromagnetic (AFM) layer positioned adjacent to the ferromagnetic bias layer, configured to pin a magnetization direction of the ferromagnetic bias layer in a pre-determined direction. 2. The SOT-MRAM cell of claim 1 , further comprising: a conductive capping layer disposed on the AFM layer. 3. The SOT-MRAM cell of claim 1 , further comprising a nonmagnetic spin Hall effect layer. 4. The SOT-MRAM cell of claim 3 , wherein the spin Hall effect layer is formed from Pt, Ta, W, or copper doped with either bismuth or iridium, or combinations thereof. 5. The SOT-MRAM cell of claim 1 , wherein the tapered edges have a slope configured to provide additional knob to tune a strength of a stray field from the ferromagnetic bias layer to the free layer and a current density in the ferromagnetic bias layer. 6. The SOT-MRAM cell of claim 1 , wherein the ferromagnetic bias layer is milled. 7. A spin orbit torque magnetoresistive random access memory (SOT-MRAM) cell, comprising: a magnetic free layer; a ferromagnetic bias layer configured to produce an anomalous Hall effect to provide spin orbit torque, and simultaneously configured to provide a magnetic bias field to deterministically switch the free layer from a first magnetization state to a second magnetization state, wherein the ferromagnetic bias layer comprises tapered edges; a spacer positioned between the free layer and the ferromagnetic bias layer to magnetically decouple the free layer from the ferromagnetic bias layer and to pass spin current from the ferromagnetic bias layer to the free layer; and an antiferromagnetic layer positioned adjacent to the ferromagnetic bias layer, the antiferromagnetic layer configured to exchange pin a magnetization direction of the ferromagnetic bias layer. 8. The SOT-MRAM cell of claim 7 , further comprising: a reference layer having a fixed magnetization direction; and an insulating tunnel barrier layer positioned between the free layer and the reference layer, wherein the free layer, the tunnel barrier layer, and the reference layer are collectively a magnetic tunnel junction. 9. The SOT-MRAM cell of claim 7 , further comprising a non-magnetic spin Hall effect layer. 10. The SOT-MRAM cell of claim 9 , wherein the spin Hall effect layer is formed from Pt, Ta, W, or copper doped with either bismuth or iridium, or combinations thereof. 11. The SOT-MRAM cell of claim 7 , wherein the tapered edges have a slope configured to provide additional knob to tune a strength of a stray field from the ferromagnetic bias layer to the free layer and a current density in the ferromagnetic bias layer. 12. The SOT-MRAM cell of claim 7 , wherein the ferromagnetic bias layer is milled. 13. A spin orbit torque magnetoresistive random access memory (SOT-MRAM) cell, comprising: a magnetic tunnel junction, comprising: a free layer having primarily two bi-stable magnetization directions; a reference layer having a fixed magnetization direction; and an insulating tunnel barrier layer positioned between the free layer and the reference layer; a ferromagnetic bias layer configured to provide spin orbit torque via anomalous Hall effect and simultaneously configured to provide a magnetic bias field on the free layer to achieve deterministic switching; an antiferromagnetic (AFM) layer positioned adjacent to the ferromagnetic bias layer, configured to pin a magnetization direction of the ferromagnetic bias layer in a pre-determined direction; and a conductive capping layer disposed directly on and substantially covering an extended portion of the ferromagnetic bias layer. 14. The SOT-MRAM cell of claim 13 , further comprising a nonmagnetic spin Hall effect layer. 15. The SOT-MRAM cell of claim 14 , wherein the spin Hall effect layer is formed from Pt, Ta, W, or copper doped with either bismuth or iridium, or combinations thereof. 16. The SOT-MRAM cell of claim 13 , wherein the ferromagnetic bias layer is milled.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Writing or programming circuits or methods · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • G11C11/161Primary

    details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9830966B2 cover?
A method and apparatus for deterministically switching a free layer in a spin orbit torque magnetoresistive random access memory (SOT-MRAM) cell is disclosed herein. In one embodiment, an SOT-MRAM memory cell is provided. The SOT-MRAM memory cell includes a magnetic tunnel junction, a ferromagnetic bias layer, and an antiferromagnetic layer. The magnetic tunnel junction includes a free layer ha…
Who is the assignee on this patent?
HGST Netherlands BV, Western Digital Tech Inc
What technology area does this patent fall under?
Primary CPC classification G11C11/161. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).