Multi-mode agent

US9830283B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9830283-B2
Application numberUS-201314786822-A
CountryUS
Kind codeB2
Filing dateMay 16, 2013
Priority dateMay 16, 2013
Publication dateNov 28, 2017
Grant dateNov 28, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to an example, a multi-mode agent may include a processor interconnect (PI) interface to receive data from a processor and to selectively route the data to a node controller logic block, a central switch, or an optical interface based on one of a plurality of modes of operation of the multi-mode agent. The modes of operation may include a glueless mode where the PI interface is to route the data directly to the optical interface and bypass the node controller logic block and the central switch, a switched glueless mode where the PI interface is to route the data directly to the central switch for routing to the optical interface, and bypass the node controller logic block, and a glued mode where the PI interface is to route the data directly to the node controller logic block for routing to the central switch and further to the optical interface.

First claim

Opening claim text (preview).

What is claimed is: 1. A multi-mode agent comprising: a processor interconnect (PI) interface to receive data from a processor and to selectively route the data directly to a node controller logic block, a central switch, or an optical interface based on one of a plurality of modes of operation of the multi-mode agent, wherein the plurality of modes of operation of the multi-mode agent include: a glueless mode of operation where the PI interface is to route the data directly to the optical interface and bypass the node controller logic block and the central switch, a switched glueless mode of operation where the PI interface is to route the data directly to the central switch for routing to the optical interface, and bypass the node controller logic block, and a glued mode of operation where the PI interface is to route the data directly to the node controller logic block for routing to the central switch and further to the optical interface. 2. The multi-mode agent of claim 1 , wherein the multi-mode agent is implemented as an application specific integrated circuit (ASIC). 3. The multi-mode agent of claim 1 , wherein the PI interface is a QUICKPATH INTERCONNECT (QPI) interface. 4. The multi-mode agent of claim 1 , further comprising: a peripheral component interconnect express (PCIe) interface to receive input/output (I/O) transactions from the processor or I/O cards. 5. The multi-mode agent of claim 1 , wherein the data is received as packets, and wherein the PI interface is to encapsulate the packets based on one of the plurality of modes of operation of the multi-mode agent. 6. An optical system fabric comprising: a plurality of multi-mode agents, each of the multi-mode agents includes: a processor interconnect (PI) interface to receive data from a processor and to selectively route the data directly to a node controller logic block, a central switch, or an optical interface based on one of a plurality of modes of operation of a multi-mode agent, wherein the plurality of modes of operation of the multi-mode agent include: a glueless mode of operation where the PI interface is to route the data directly to the optical interface and bypass the node controller logic block and the central switch, a switched glueless mode of operation where the PI interface is to route the data directly to the central switch for routing to the optical interface, and bypass the node controller logic block, and a glued mode of operation where the PI interface is to route the data directly to the node controller logic block for routing to the central switch and further to the optical interface; and an optical manifold linked to the optical interface to route the data from a multi-mode agent of a first blade to a multi-mode agent of a second blade, wherein the plurality of multi-mode agents include the multi-mode agent of the first blade and the multi-mode agent of the second blade. 7. The optical system fabric of claim 6 , wherein the optical manifold is a pass-through optical manifold, the optical system fabric further comprises: a plurality of switches to route the data from the multi-mode agent of the first blade to the multi-mode agent of the second blade. 8. The optical system fabric of claim 7 , wherein the plurality of switches are to route the data to a multi-mode agent of an input/output (I/O) expander. 9. The optical system fabric of claim 8 , wherein the multi-mode agent of the I/O expander includes a peripheral component interconnect express (PCIe) interface to receive input/output (I/O) transactions from the processor or I/O cards. 10. The optical system fabric of claim 6 , wherein the multi-mode agents are implemented as application specific integrated circuits (ASICs). 11. The optical system fabric of claim 6 , wherein the PI interface is a QUICKPATH INTERCONNECT (QPI) interface. 12. The optical system fabric of claim 6 , wherein the data is received as packets, and wherein the PI interface is to encapsulate the packets based on one of the plurality of modes of operation of the multi-mode agent. 13. A method of implementing a multi-mode agent, the method comprising: receiving data; controlling a mode of operation of the multi-mode agent that includes a plurality of modes of operation; and selectively routing the data directly to a node controller logic block, a central switch, or an optical interface based on the mode of operation of the multi-mode agent, wherein the plurality of modes of operation of the multi-mode agent include: a glueless mode of operation where a processor interconnect (PI) interface is to route the data directly to the optical interface and bypass the node controller logic block and the central switch, a switched glueless mode of operation where the PI interface is to route the data directly to the central switch for routing to the optical interface, and bypass the node controller logic block, and a glued mode of operation where the PI interface is to route the data directly to the node controller logic block for routing to the central switch and further to the optical interface. 14. The method of claim 13 , further comprising: implementing the multi-mode agent as an application specific integrated circuit (ASIC). 15. The method of claim 13 , wherein the PI interface is a QUICKPATH INTERCONNECT (QPI) interface.

Assignees

Inventors

Classifications

  • G06F13/20Primary

    for access to input/output bus · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9830283B2 cover?
According to an example, a multi-mode agent may include a processor interconnect (PI) interface to receive data from a processor and to selectively route the data to a node controller logic block, a central switch, or an optical interface based on one of a plurality of modes of operation of the multi-mode agent. The modes of operation may include a glueless mode where the PI interface is to rou…
Who is the assignee on this patent?
Hewlett Packard Entpr Dev Lp
What technology area does this patent fall under?
Primary CPC classification G06F13/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 28 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).