Method of manufacturing MEMS switches with reduced voltage

US9824834B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9824834-B2
Application numberUS-201514883836-A
CountryUS
Kind codeB2
Filing dateOct 15, 2015
Priority dateApr 22, 2008
Publication dateNov 21, 2017
Grant dateNov 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An approach includes a method of fabricating a switch. The approach includes forming a first fixed electrode and a second fixed electrode, forming a first cantilevered electrode aligned vertically over the first fixed electrode and the second fixed electrode, and operable to directly contact the second fixed electrode upon an application of a voltage to the first fixed electrode, forming a second cantilevered electrode aligned vertically over the second fixed electrode, and which has an end that overlaps the first cantilevered electrode, and forming a hermetically sealed volume encapsulating the first fixed electrode, the second fixed electrode, the first cantilevered electrode, and the second cantilevered electrode.

First claim

Opening claim text (preview).

It is claimed: 1. A method of fabricating a switch comprising: forming a first fixed electrode and a second fixed electrode; forming a first cantilevered electrode aligned vertically over the first fixed electrode and the second fixed electrode, and operable to directly contact the second fixed electrode upon an application of a positive voltage to the first fixed electrode; forming a second cantilevered electrode aligned vertically over the second fixed electrode, and which has an end that overlaps and is parallel to an end of the first cantilevered electrode; and forming a hermetically sealed volume encapsulating the first fixed electrode, the second fixed electrode, the first cantilevered electrode, and the second cantilevered electrode, wherein the forming the hermetically sealed volume comprises: forming at least one hole in a nitride liner to gain access to a sacrificial resist; etching the sacrificial resist; and closing the at least one hole by deposition of additional liner material. 2. The method of claim 1 , wherein the hermetically sealed volume is a dome. 3. The method of claim 2 , wherein the dome is oval shaped. 4. The method of claim 1 , wherein overlapping portions of the first cantilevered electrode and the second cantilevered electrode are separated by a vertical distance of about two microns. 5. The method of claim 1 , wherein the second cantilevered electrode is formed above the first cantilevered electrode. 6. The method of claim 1 , wherein the first cantilevered electrode is formed such that upon application of a negative voltage to the second cantilevered electrode, the first cantilevered electrode is operable to directly contact the second fixed electrode. 7. The method of claim 1 , wherein an arm of the first cantilevered electrode is longer than an arm of the second cantilevered electrode. 8. The method of claim 1 , wherein the second cantilevered electrode is in direct contact with the hermetically sealed volume. 9. The method of claim 8 , wherein the hermetically sealed volume is directly on an upper surface of the second cantilevered electrode. 10. The method of claim 1 , wherein the hermetically sealed volume comprises nitride. 11. The method of claim 1 , wherein the positive voltage is about 50 volts. 12. A method of fabricating a switch comprising: forming a first fixed electrode and a second fixed electrode; forming a first cantilevered electrode aligned vertically over the first fixed electrode and the second fixed electrode, and operable to directly contact the second fixed electrode upon an application of a voltage to the first fixed electrode; forming a second cantilevered electrode aligned vertically over the second fixed electrode, and which has an end that overlaps the first cantilevered electrode; and forming a hermetically sealed volume encapsulating the first fixed electrode, the second fixed electrode, the first cantilevered electrode, and the second cantilevered electrode, wherein the forming the hermetically sealed volume comprises: forming at least one hole in a nitride liner to gain access to a sacrificial resist; etching the sacrificial resist; and closing the at least one hole by deposition of additional liner material.

Assignees

Inventors

Classifications

  • Electrodes · CPC title

  • Wet etching · CPC title

  • Apparatus or processes specially adapted to the manufacture of relays or parts thereof · CPC title

  • Dry etching, i.e. plasma etching, barrel etching, reactive ion etching [RIE], sputter etching or ion milling · CPC title

  • using micromechanics · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9824834B2 cover?
An approach includes a method of fabricating a switch. The approach includes forming a first fixed electrode and a second fixed electrode, forming a first cantilevered electrode aligned vertically over the first fixed electrode and the second fixed electrode, and operable to directly contact the second fixed electrode upon an application of a voltage to the first fixed electrode, forming a seco…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification B81C1/00698. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Nov 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).