Capacitor based lightning clamp

US9819175B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9819175-B2
Application numberUS-201514845375-A
CountryUS
Kind codeB2
Filing dateSep 4, 2015
Priority dateSep 4, 2015
Publication dateNov 14, 2017
Grant dateNov 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit comprises an alternating current (AC) feed line, a solid state power controller portion connected to the AC feed line, a load connected to the solid state power controller portion, a positive clamp rail, a negative clamp rail, a ground, a first diode connected to the AC feed line and the positive clamp rail, a second diode connected to the AC feed line and the negative clamp rail, a third diode connected to the load and the positive clamp rail, a fourth diode connected to the load and the negative clamp rail, a fifth diode connected to the positive clamp rail and the ground, a sixth diode connected to the negative clamp rail and the ground, and a capacitor connected to the positive clamp rail and the negative clamp rail.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit comprising: an alternating current (AC) feed line; a solid state power controller portion connected to the AC feed line; a load connected to the solid state power controller portion; a positive clamp rail; a negative clamp rail; a ground; a first diode connected to the AC feed line and the positive clamp rail; a second diode connected to the AC feed line and the negative clamp rail; a third diode connected to the load and the positive clamp rail; a fourth diode connected to the load and the negative clamp rail; a fifth diode connected to the positive clamp rail and the ground; a sixth diode connected to the negative clamp rail and the ground; and a capacitor connected to the positive clamp rail and the negative clamp rail. 2. The circuit of claim 1 , wherein an anode of the first diode is connected to the AC feed line. 3. The circuit of claim 1 , wherein an anode of the second diode is connected to the negative clamp rail. 4. The circuit of claim 1 , wherein an anode of the third diode is connected to the load. 5. The circuit of claim 1 , wherein an anode of the fourth diode is connected to the negative clamp rail. 6. The circuit of claim 1 , wherein an anode of the fifth diode is connected to the ground. 7. The circuit of claim 1 , wherein an anode of the sixth diode is connected to the negative clamp rail. 8. The circuit of claim 1 , further comprising a resistor connected to the negative clamp rail and the positive clamp rail. 9. The circuit of claim 1 , wherein the solid state power control portion includes a metal oxide semiconductor field effect transistor device. 10. A circuit comprising: an alternating current (AC) feed line; a solid state power controller portion connected to the AC feed line; a load connected to the solid state power controller portion; a positive clamp rail; a negative clamp rail; a ground; a first diode connected to the AC feed line and the positive clamp rail; a second diode connected to the AC feed line and the negative clamp rail; a third diode connected to the load and the positive clamp rail; a fourth diode connected to the load and the negative clamp rail; a first capacitor connected to the positive clamp rail and the ground; and a second capacitor connected to the negative clamp rail and the ground. 11. The circuit of claim 10 , wherein an anode of the first diode is connected to the AC feed line. 12. The circuit of claim 10 , wherein an anode of the second diode is connected to the negative clamp rail. 13. The circuit of claim 10 , wherein an anode of the third diode is connected to the load. 14. The circuit of claim 10 , wherein an anode of the fourth diode is connected to the negative clamp rail. 15. The circuit of claim 10 , further comprising a first resistor connected to the negative clamp rail and the ground. 16. The circuit of claim 10 further comprising a second resistor connected to the positive clamp rail and the ground.

Assignees

Inventors

Classifications

  • using a short-circuiting device · CPC title

  • Electrostatic discharge [ESD] protection · CPC title

  • Protection of over-voltage protection device by short-circuiting · CPC title

  • H02H9/04Primary

    responsive to excess voltage (lightning arrestors H01C7/12, H01C8/04, H01G9/18, H01T) · CPC title

  • responsive to excess voltage appearing at terminals of integrated circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9819175B2 cover?
A circuit comprises an alternating current (AC) feed line, a solid state power controller portion connected to the AC feed line, a load connected to the solid state power controller portion, a positive clamp rail, a negative clamp rail, a ground, a first diode connected to the AC feed line and the positive clamp rail, a second diode connected to the AC feed line and the negative clamp rail, a t…
Who is the assignee on this patent?
Hamilton Sundstrand Corp
What technology area does this patent fall under?
Primary CPC classification H02H9/04. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).