Internal load for a travelling wave tube using a folded-waveguide slow-wave structure
US-10475617-B2 · Nov 12, 2019 · US
US9819068B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9819068-B2 |
| Application number | US-201414482077-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2014 |
| Priority date | Sep 10, 2014 |
| Publication date | Nov 14, 2017 |
| Grant date | Nov 14, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic stripline circuit includes a flexible dielectric film having a three-dimensional coiled shape that defines a spiraled inner core. At least one electrically conductive signal trace is formed on a first surface of the flexible dielectric film. The signal trace extends along a signal path to define a trace length configured to control a time delay of a coiled time delay unit.
Opening claim text (preview).
What is claimed is: 1. An electronic stripline circuit, comprising: a flexible dielectric film having a three-dimensional coiled shape that defines a spiraled inner core; at least one electrically conductive signal trace formed on a first surface of the flexible dielectric film, the signal trace extending along a signal path to define a trace length configured to control a time delay of a coiled time delay unit, the at least one signal trace having a meandering pattern that extends between a first terminal end and a second terminal end formed on the stripline circuit; and a dielectric layer disposed on the at least one signal trace, wherein the flexible dielectric film comprises: a first metal clad layer having a ground plane formed thereon; and a second metal clad layer including the at least one signal trace formed thereon. 2. The stripline circuit of claim 1 , wherein the dielectric layer is formed from a flexible liquid crystal polymer material. 3. The stripline circuit of claim 2 , wherein a second dielectric layer covers a first portion of the flexible dielectric film while exposing a second portion of the flexible dielectric film. 4. The stripline circuit of claim 3 , wherein the exposed second portion is located between the dielectric layer and the first and second terminal ends. 5. The stripline circuit of claim 4 , wherein the first terminal end and the second terminal end are disposed on a common side of the flexible dielectric film. 6. The stripline circuit of claim 5 , wherein the at least one signal trace meanders between the first and second terminal ends, and in a direction extending along a width of the flexible dielectric film to form a plurality of lengthwise portions extending perpendicular to the width, the lengthwise portions separated by each other by a respective bent portion extending perpendicular to the lengthwise portions. 7. The stripline circuit of claim 6 , wherein the flexible dielectric film is formed from a liquid crystal polymer (LCP). 8. A time delay unit, comprising: an electrically conductive stripline including at least one electrically conductive signal trace formed thereon, the stripline having a three-dimensional coiled shape that defines a spiraled inner core and including a flexible dielectric film having the at least one signal trace formed therein; a printed wiring board including at least one electrically conductive board trace in conductive contact with the at least one signal trace; and a dielectric layer disposed on the at least one signal trace, wherein the flexible dielectric film comprises: a first metal clad layer having a ground plane formed thereon; and a second metal clad layer including the at least one signal trace formed thereon, the signal trace having a meandering pattern that extends between a first terminal end and a second terminal end. 9. The time delay unit of claim 8 , wherein the at least one board trace includes a first board trace having a first proximate end connected to the first terminal end, and a second board trace having a second proximate end connected to the second terminal end. 10. The time delay unit of claim 9 , wherein a first distal end of the first board trace and a second distal end of the second board trace are each connected to an RF antenna. 11. The time delay unit of claim 10 , wherein the time delay unit is configured to provide a time delay value that controls the frequency range of the RF antenna. 12. The time delay unit of claim 11 , wherein the time delay unit includes at least one edge wrap formed on a respective end of the stripline, the at least one edge wrap configured to minimize the distance between the ground layer of the flexible dielectric film and the ground layer of the board. 13. The time delay unit of claim 12 , wherein the at least one edge wrap includes a first edge wrap formed on a first end of the stripline and a second edge wrap formed on a second end of the stripline opposite the first end, the first and second edge wraps connecting together the ground layers of the stripline.
Helical lines · CPC title
Meander lines · CPC title
Manufacturing lines with conductors on a substrate, e.g. strip lines, slot lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.