Processor power management responsive to a sequence of an instruction stream

US9817470B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9817470-B2
Application numberUS-201615052786-A
CountryUS
Kind codeB2
Filing dateFeb 24, 2016
Priority dateFeb 25, 2015
Publication dateNov 14, 2017
Grant dateNov 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus includes a first circuit and a second circuit sharing an instruction stream. A voltage controller circuit is configured to provide an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream. In another aspect, a method of operating a power management function is presented. The method includes providing an instruction stream for a first circuit and a second circuit and providing selectively an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: a first circuit; a second circuit, wherein the first circuit and the second circuit share an instruction stream; and a voltage controller circuit configured to provide an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream and a performance mode, wherein one of the at least one low-power voltage comprises a power off mode and the voltage controller circuit is further configured to stall an instruction pipeline of the first circuit, exit the power off mode, and unstall the instruction pipeline based on the performance mode. 2. The apparatus of claim 1 , wherein the first circuit comprises an integer unit of a processor, and the second circuit comprise a non-integer unit of the processor. 3. The apparatus of claim 1 , wherein the at least one low-power voltage comprises a retention voltage. 4. The apparatus of claim 1 , wherein the at least one low-power voltage further comprises a power-off voltage. 5. The apparatus of claim 1 , wherein the voltage controller circuit is configured to switch from providing the operation voltage to providing the at least one low-power voltage in response to the sequence of the instruction stream. 6. The apparatus of claim 5 , wherein the at least one low-power voltage comprises a plurality of voltages, and the voltage controller circuit is configured to switch among the plurality of voltages in response to a hysteresis or a threshold in a subsequent sequence of the instruction stream. 7. The apparatus of claim 1 , wherein the voltage controller circuit is configured to switch from providing the at least one low-power voltage to providing the operation voltage in response to a signaling of the instruction stream. 8. The apparatus of claim 7 , wherein the signaling of the instruction stream comprises an instruction associated with the second circuit. 9. The apparatus of claim 1 , wherein the first circuit is configured to emulate an operation of the second circuit in response to a signaling of the instruction stream for using the second circuit. 10. The apparatus of claim 1 , wherein the voltage controller circuit is configured to not switch from providing the at least one low-power voltage to providing the operation voltage in response to a signaling of the instruction stream for using the second circuit. 11. The apparatus of claim 1 , wherein the at least one low-power voltage comprises a first voltage and a second voltage, and wherein the voltage controller circuit is configured to switch from providing the at least one low-power voltage to providing the operation voltage, in response to a signaling of the instruction stream for using the second circuit and the at least one low-power voltage being the first voltage. 12. The apparatus of claim 11 , wherein the voltage controller circuit is configured to not switch from providing the at least one low-power voltage to providing the operation voltage, in response to the signaling of the instruction stream for using the second circuit and the at least one low-power voltage being the second voltage. 13. The apparatus of claim 12 , wherein the first circuit is configured to emulate an operation of the second circuit in response to the signaling of the instruction stream for using the second circuit. 14. A method of operating a power management function, comprising: providing an instruction stream for a first circuit and a second circuit; and providing selectively an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream, wherein providing selectively the operation voltage and the at least one low-power voltage includes stalling an instruction pipeline of the first circuit, exiting a power off mode, and unstalling the instruction pipeline based on a performance mode, one of the at least one low-power voltage comprises the power off mode. 15. The method of claim 14 , wherein the first circuit comprises an integer unit of a processor, and the second circuit comprise a non-integer unit of the processor. 16. The method of claim 14 , wherein the at least one low-power voltage comprises a retention voltage. 17. The method of claim 14 , wherein the at least one low-power voltage further comprises a power-off voltage. 18. The method of claim 14 , wherein the providing selectively the operation voltage and the at least one low-power voltage to the second circuit comprises switching from providing the operation voltage to providing the at least one low-power voltage in response to the sequence of the instruction stream. 19. The method of claim 18 , wherein the at least one low-power voltage comprises a plurality of voltages, further comprising switching among the plurality of voltages in response to a hysteresis or a threshold in a subsequent sequence of the instruction stream. 20. The method of claim 14 , further comprising switching from providing the at least one low-power voltage to providing the operation voltage in response to a signaling of the instruction stream. 21. The method of claim 20 , wherein the signaling of the instruction stream includes an instruction associated with the second circuit. 22. The method of claim 14 , emulating by the first circuit an operation of the second circuit in response to a signaling of the instruction stream for using the second circuit. 23. The method of claim 14 , further comprising not switching from providing the at least one low-power voltage to providing the operation voltage, in response to a signaling of the instruction stream for using the second circuit. 24. The method of claim 14 , wherein the at least one low-power voltage comprises a first voltage and a second voltage, further comprising switching from providing the at least one low-power voltage to providing the operation voltage, in response to a signaling of the instruction stream for using the second circuit and the at least one low-power voltage being the first voltage. 25. The method of claim 24 , further comprising not switching from providing the at least one low-power voltage to providing the operation voltage, in response to the signaling of the instruction stream for using the second circuit and the at least one low-power voltage being the second voltage. 26. The method of claim 25 , further comprising emulating by the first circuit an operation of the second circuit in response to the signaling of the instruction stream for using the second circuit. 27. An apparatus, comprising: a first circuit; a second circuit, wherein the first circuit and the second circuit share an instruction stream; and means for generating voltage control signals that provide selectively an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream and a performance mode, wherein one of the at least one low-power voltage comprises a power off mode and the means for generating voltage control signals is further configured to stall an instruction pipeline of the first circuit, exit the power off mode, and unstall the instruction pipeline based on a performance mode.

Assignees

Inventors

Classifications

  • G06F1/3206Primary

    Monitoring of events, devices or parameters that trigger a change in power modality · CPC title

  • Power saving in microcontroller unit · CPC title

  • Cross-Sectional Technologies · mapped topic

  • by switching off individual functional units in the computer system · CPC title

  • G06F1/3296Primary

    by lowering the supply or operating voltage · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9817470B2 cover?
An apparatus includes a first circuit and a second circuit sharing an instruction stream. A voltage controller circuit is configured to provide an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream. In another aspect, a method of operating a power management function …
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification G06F1/3206. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).