Push-pull rf power amplifier circuit and push-pull rf power amplifier
US-2024429886-A1 · Dec 26, 2024 · US
US9813031B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9813031-B2 |
| Application number | US-201514952939-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 26, 2015 |
| Priority date | Sep 23, 2012 |
| Publication date | Nov 7, 2017 |
| Grant date | Nov 7, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A novel and useful radio frequency (RF) front end module (FEM) circuit that provides high linearity and power efficiency and meets the requirements of modern wireless communication standards such as 802.11 wireless local area network (WLAN), third generation (3G) and fourth generation (4G) cellular standards, BLUETOOTH™, ZIGBEE™, etc. The configuration of the FEM circuit permits the use of common, relatively low cost semiconductor fabrication techniques such as standard Complementary metal-oxide-semiconductor (CMOS) processes. The FEM circuit includes a power amplifier made up of one or more sub-amplifiers having high and low power circuits and whose outputs are combined to yield the total desired power gain. An integrated multi-tap transformer having primary and secondary windings arranged in a novel configuration provide efficient power combining and transfer to the antenna of the power generated by the individual sub-amplifiers.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit transformer, comprising: a semiconductor substrate for supporting a plurality of layers of an integrated circuit; outer primary windings on the semiconductor substrate and configured in a linear array pattern; pairs of input terminals on the semiconductor substrate and corresponding to the outer primary windings; inner primary windings on the semiconductor substrate; and secondary windings on the semiconductor substrate; wherein the outer primary windings comprise: (a) a first outer primary winding of the outer primary windings that is positioned at a first end of the linear array pattern; (b) a last outer primary winding of the outer primary windings that is positioned at a second end of the linear array pattern opposite to the first end; and (c) intermediate outer primary windings of the outer primary windings that are positioned between the first outer primary winding and the last outer primary winding; wherein each outer primary winding of the outer primary windings is electrically coupled, at a respective one of the pairs of input terminals, to a respective one of the inner primary windings, and wherein each outer primary winding surrounds an entirety of the respective one of the inner primary windings; wherein the secondary windings are spaced apart from each other, wherein each secondary winding is electrically coupled to a neighboring one of the secondary windings, and wherein each secondary winding surrounds a respective one of the inner primary windings and is surrounded by a respective one of the outer primary windings; and wherein an inductance of each one of the intermediate outer primary windings exceeds an inductance of each one of the first outer primary winding and the last outer primary winding. 2. The integrated circuit transformer according to claim 1 , further comprising center taps, each center tap being electrically coupled to a respective one of the outer primary windings and to a respective one of the inner primary windings, the respective one of the inner primary windings being surrounded by the respective one of the outer primary windings. 3. The integrated circuit transformer according to claim 1 , wherein each outer primary winding is coupled to an output of a respective one of radio frequency (RF) power amplifiers; and wherein a respective one of the inner primary windings is also coupled to the output. 4. The integrated circuit transformer according to claim 1 , wherein a number of the outer primary windings is four. 5. The integrated circuit transformer according to claim 1 , wherein an input impedance of said integrated circuit transformer is configured to substantially match an output impedance of a preceding power amplifier stage. 6. The integrated circuit transformer according to claim 1 , wherein the inductance of each one of the intermediate outer primary windings and the inductance of each one of the first outer primary winding and the last outer primary winding are configured such that an impedance of each outer primary winding substantially matches an output impedance of a preceding radio frequency (RF) power amplifier. 7. The integrated circuit transformer according to claim 1 , wherein said integrated circuit transformer is operative to combine an output power of four radio frequency (RF) power amplifiers into a single output load. 8. The integrated circuit transformer according to claim 1 , wherein said integrated circuit transformer is fabricated using a semiconductor technology selected from the group consisting of complementary metal oxide semiconductor (CMOS), Gallium Arsenide (GaAs), Silicon Germanium (SiGe) and Gallium Nitride (GaN). 9. The integrated circuit transformer according to claim 1 , wherein said integrated circuit transformer is adapted to transmit signals conforming to a wireless standard selected from the group consisting of 802.11 wireless local area network (WLAN), long term evolution (LTE), Worldwide Interoperability for Microwave Access (WiMAX), high definition television (HDTV), third generation cellular, fourth generation (4G cellular and Digital Enhanced Cordless Telecommunications (DECT). 10. The integrated circuit transformer according to claim 1 , wherein the outer primary windings are substantially octagon shaped outer primary windings; wherein the secondary windings are substantially octagon shaped secondary windings and wherein the inner primary windings are substantially octagon shaped inner primary windings. 11. The integrated circuit transformer according to claim 1 , wherein the outer primary windings are substantially rectangular shaped outer primary windings; wherein the secondary windings are substantially rectangular shaped secondary windings and wherein the inner primary windings are substantially rectangular shaped inner primary windings. 12. The integrated circuit transformer according to claim 1 , wherein the inductance of each one of the intermediate outer primary windings exceeds the inductance of each one of the first outer primary winding and the last outer primary winding by approximately twenty percent. 13. The integrated circuit transformer according to claim 1 , wherein the inductance of each one of the intermediate outer primary windings exceeds the inductance of each one of the first outer primary winding and the last outer primary winding by twenty percent. 14. The integrated circuit transformer according to claim 1 , wherein a length of each one of the intermediate outer primary windings exceeds a length of each one of the first outer primary winding and the last outer primary winding. 15. The integrated circuit transformer according to claim 4 wherein the length of each one of the intermediate outer primary windings exceeds the length of each one of the first outer primary winding and the last outer primary winding by approximately twenty percent. 16. The integrated circuit transformer according to claim 1 , wherein the inner primary windings comprise: a first inner primary winding of the inner primary windings that is positioned at the first end of the linear array pattern; a last inner primary winding of the inner primary windings that is positioned at the second end of the linear array pattern; and intermediate inner primary windings of the inner primary windings that are positioned between the first inner primary winding and the last inner primary winding. 17. The integrated circuit transformer according to claim 16 , wherein an inductance of each one of the intermediate inner primary windings exceeds an inductance of each one of the first inner primary winding and the last inner primary winding. 18. The integrated circuit transformer according to claim 17 , wherein the inductance of each one of the intermediate inner primary windings exceeds the inductance of each one of the first inner primary winding and the last inner primary winding by approximately twenty percent. 19. The integrated circuit transformer according to claim 17 , wherein the inductance of each one of the intermediate inner primary windings exceeds the inductance of each one of the first inner primary winding and the last inner primary winding by twenty percent. 20. The integrated circuit transformer according to claim 17 , wherein a length of each one of the intermediate inner primary windings exceeds a length of each one of the first inner primary winding and the last inner primary winding. 21. The integrated circuit transformer according to claim 20 , wherein the length o
being orthogonal to a side surface of the chip, e.g. parallel arrangements · CPC title
for passive devices or passive elements · CPC title
Arrangements for impedance matching · CPC title
Wires · CPC title
Inductive arrangements (H10W44/20 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.