Avalanche diode having an enhanced defect concentration level and method of making the same

US9812438B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9812438-B2
Application numberUS-201514978882-A
CountryUS
Kind codeB2
Filing dateDec 22, 2015
Priority dateJan 21, 2008
Publication dateNov 7, 2017
Grant dateNov 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to an avalanche diode that can be employed as an ESD protection device. An avalanche ignition region is formed at the p-n junction of the diode and includes an enhanced defect concentration level to provide rapid onset of avalanche current. The avalanche ignition region is preferably formed wider than the diode depletion zone, and is preferably created by placement, preferably by ion implantation, of an atomic specie different from that of the principal device structure. The doping concentration of the placed atomic specie should be sufficiently high to ensure substantially immediate onset of avalanche current when the diode breakdown voltage is exceeded. The new atomic specie preferably comprises argon or nitrogen, but other atomic species can be employed. However, other means of increasing a defect concentration level in the diode depletion zone, such as an altered annealing program, are also contemplated.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming an avalanche diode, the method comprising: forming a first diode region next to a second diode region in a substrate, the second diode region oppositely doped from the first diode region; forming an avalanche ignition region surrounding a junction of the first diode region and the second diode region, the avalanche ignition region comprising crystal defects and comprising a first major surface and an opposite second major surface; and forming a depletion zone surrounding the junction of the first diode region with the second diode region, wherein the depletion zone is wider than the avalanche ignition region, wherein the depletion zone encloses the first major surface and the second major surface from both sides of the avalanche ignition region comprising the crystal defects. 2. The method as claimed in claim 1 , wherein the avalanche ignition region has a defect concentration level greater than a defect concentration level of the first diode region and the second diode region. 3. The method as claimed in claim 1 , wherein the depletion zone is created by applying a reverse voltage to the avalanche diode. 4. The method as claimed in claim 1 , wherein the avalanche ignition region comprises an atomic species different from an atomic species forming a principle structure of the first diode region and the second diode region. 5. The method as claimed in claim 4 , wherein the atomic species is a neutral atomic species. 6. The method as claimed in claim 5 , wherein the neutral atomic species comprises argon. 7. The method as claimed in claim 5 , wherein the neutral atomic species comprises one of nitrogen and carbon. 8. The method as claimed in claim 5 , wherein the neutral atomic species comprises germanium or gold. 9. The method as claimed in claim 1 , further comprising forming the first diode region on a silicon substrate. 10. The method as claimed in claim 1 , wherein forming an avalanche ignition region comprises forming dislocations in the substrate. 11. The method as claimed in claim 1 , wherein forming an avalanche ignition region comprises forming dislocations in the substrate using an implantation process. 12. A method of forming an avalanche diode, the method comprising: forming a first diode region next to a second diode region in a substrate, the second diode region oppositely doped from the first diode region; forming a defect region comprising dislocations, the defect region surrounding a junction of the first diode region and the second diode region, the defect region comprising a first major surface and an opposite second major surface; and forming a depletion zone surrounding the junction of the first diode region with the second diode region, wherein the depletion zone is wider than the defect region, wherein the depletion zone encloses the first major surface and the second major surface from both sides of the defect region comprising the dislocations. 13. The method as claimed in claim 12 , wherein the defect region has a defect concentration level greater than a defect concentration level of the first diode region and the second diode region. 14. The method as claimed in claim 12 , wherein the depletion zone is created by applying a reverse voltage to the avalanche diode. 15. The method as claimed in claim 12 , wherein the defect region comprises an atomic species different from an atomic species forming a principle structure of the first diode region and the second diode region. 16. The method as claimed in claim 15 , wherein the atomic species is a neutral atomic species. 17. The method as claimed in claim 16 , wherein the neutral atomic species comprises argon. 18. The method as claimed in claim 16 , wherein the neutral atomic species comprises one of nitrogen and carbon. 19. The method as claimed in claim 16 , wherein the neutral atomic species comprises germanium or gold. 20. The method as claimed in claim 12 , further comprising forming the first diode region on a silicon substrate. 21. A method of forming an avalanche diode, the method comprising: forming a first diode region next to a second diode region in a substrate, the second diode region oppositely doped from the first diode region; using an ion implantation process, introducing a neutral atomic specie into the substrate and forming an avalanche ignition region surrounding a junction of the first diode region and the second diode region, the avalanche ignition region comprising crystal defects formed from the ion implantation process, the avalanche ignition region comprising a first major surface and an opposite second major surface; and forming a depletion zone surrounding the junction of the first diode region with the second diode region, wherein the depletion zone is wider than the avalanche ignition region, wherein the depletion zone encloses the first major surface and the second major surface from both sides of the avalanche ignition region comprising the crystal defects.

Assignees

Inventors

Classifications

  • within silicon bodies · CPC title

  • of electrically inactive species · CPC title

  • into Group IV semiconductors · CPC title

  • protecting against overcurrent or overload, e.g. fuses or shunts (integrated devices comprising arrangements for electrical protection H10D89/60) · CPC title

  • Anode regions of diodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9812438B2 cover?
The invention relates to an avalanche diode that can be employed as an ESD protection device. An avalanche ignition region is formed at the p-n junction of the diode and includes an enhanced defect concentration level to provide rapid onset of avalanche current. The avalanche ignition region is preferably formed wider than the diode depletion zone, and is preferably created by placement, prefer…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H01L27/0255. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).