Die packaging with fully or partially fused dielectric leads

US9812420B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9812420-B2
Application numberUS-201414902504-A
CountryUS
Kind codeB2
Filing dateJul 2, 2014
Priority dateJul 3, 2013
Publication dateNov 7, 2017
Grant dateNov 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A die interconnect system having a first die with a plurality of connection pads, and a ribbon lead extending from the first die, the ribbon lead having a plurality of metal cores with a core diameter, and a dielectric layer surrounding the metal core with a dielectric thickness, with at least a portion of dielectric being fused between adjacent metal cores along the length of the plurality of metal cores, and an outer metal layer attached to ground.

First claim

Opening claim text (preview).

Thus, having described the invention, what is claimed is: 1. An interconnect system, comprising a first die having a plurality of connection pads, and a ribbon lead having a plurality of metal cores with a core diameter, and a dielectric layer surrounding the metal core with a dielectric thickness, with at least a portion of dielectric being fused between adjacent metal cores along the length of the plurality of metal cores, and an outer metal layer attached to ground, wherein the interconnect system is a multi-die interconnect system comprising the first die and a second die, with each die respectively having a plurality of connection pads, the ribbon lead extending from the first die to the second die. 2. The interconnect system comprising: a first die having a plurality of connection pads, and a ribbon lead having a plurality of metal cores with a core diameter, and a dielectric layer surrounding the metal core with a dielectric thickness, with at least a portion of dielectric being fused between adjacent metal cores along the length of the plurality of metal cores, and an outer metal layer attached to ground, wherein the interconnect system is a through line interconnect system comprising the first die and a second die, with each die respectively having a plurality of connection pads, the ribbon lead extending from the first die to the second die. 3. The interconnect system of claim 1 , wherein the outer metal layer covers the fused dielectric only partially. 4. The interconnect system of claim 1 , wherein the dielectric is completely or alternatively only partially fused along the length of the lead. 5. The interconnect system of claim 1 , wherein the second die is smaller than the first die, wherein only a limited length of the lead near the smaller die has fused dielectric. 6. The interconnect system of claim 1 , including at least one preferably stacked die with a first die and a second die, the ribbon lead extending from the first die to the second die, from the first die to another die not being part of the stacked die and/or to a die substrate. 7. The interconnect system of claim 1 , including a first die package and a second die package, the ribbon lead extending from the first die package to the second die package. 8. The interconnect system of claim 1 , including at least one active or passive element like an antenna or an antenna system, the ribbon lead extending from the first die to the active and/or passive element. 9. The interconnect system of claim 1 in the form of a large die-to-small die interconnect structure, with one or more leads forming a ribbon lead for at least a portion of their length. 10. The interconnect system of claim 1 , wherein the dielectric layer surrounding a first core has a first thickness and the dielectric layer surrounding a second core has a second thickness differing from the first thickness. 11. The interconnect system of claim 1 , wherein the outer metal layer is exposed to ambient conditions to facilitate heat transfer. 12. The interconnect system of claim 1 , wherein the lead is convectively or contact cooled by an active and/or passive heat sink like moving air or liquid, high thermal conductivity metal, thermal pastes or thermally transmissive adhesives, and/or active cooling agents such as piezoelectric coolers. 13. The interconnect system of claim 1 , wherein the lead extends from the first die to a heat sink. 14. The interconnect system of claim 1 adapted for a ball grid array (BGA) package. 15. The interconnect system of claim 1 adapted for a leadframe package. 16. The interconnect system of claim 1 operational within a thermal transfer system for a packaged die, the lead extending from the first die to a heat sink. 17. The interconnect system of claim 16 , wherein the heat sink is a substrate, an adhesive layer, a thermally conductive past and/or a metal slug. 18. The interconnect system of claim 5 , including at least one preferably stacked die with a first die and a second die, the ribbon lead extending from the first die to the second die, from the first die to another die not being part of the stacked die and/or to a die substrate.

Assignees

Inventors

Classifications

  • between a chip and a laterally-adjacent discrete passive device · CPC title

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between laterally-adjacent chips · CPC title

  • between stacked chips · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9812420B2 cover?
A die interconnect system having a first die with a plurality of connection pads, and a ribbon lead extending from the first die, the ribbon lead having a plurality of metal cores with a core diameter, and a dielectric layer surrounding the metal core with a dielectric thickness, with at least a portion of dielectric being fused between adjacent metal cores along the length of the plurality of …
Who is the assignee on this patent?
Rosenberger Hochfrequenztechnik Gmbh & Co Kg
What technology area does this patent fall under?
Primary CPC classification H10W44/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).