Multilevel inverter device and method

US9806529B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9806529-B2
Application numberUS-201615222170-A
CountryUS
Kind codeB2
Filing dateJul 28, 2016
Priority dateMay 10, 2012
Publication dateOct 31, 2017
Grant dateOct 31, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An inverter comprises a first boost apparatus having an input coupled to a positive dc bus, a second boost apparatus having an input coupled to a negative dc bus, a first switch coupled to an input of an L-C filter and the first boost apparatus, a second switch coupled to the input of the L-C filter and the second boost apparatus, a third switch coupled between the positive dc bus and the first switch, wherein a common node of the first switch and the third switch is directly connected to an output of the first boost apparatus, a fourth switch coupled between the negative dc bus and the second switch, wherein a common node of the fourth switch and the second switch is directly connected to an output of the second boost apparatus and an isolation switch coupled between the input of the L-C filter and ground.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: providing an inverter comprising: a first boost apparatus having an input coupled to a positive dc bus; a second boost apparatus having an input coupled to a negative dc bus; a first switch coupled to an input of an L-C filter and the first boost apparatus; a second switch coupled to the input of the L-C filter and the second boost apparatus; a third switch coupled between the positive dc bus and the first switch, wherein an output of the first boost apparatus is directly connected to a common node of the first switch and the third switch; a fourth switch coupled between the negative dc bus and the second switch, wherein an output of the second boost apparatus is directly connected to a common node of the second switch and the fourth switch; and an isolation switch coupled between the input of the L-C filter and ground; during a first time period of a half switching cycle, switching a voltage at the input of the L-C filter back and forth between the positive dc bus and ground; during a second time period of the half switching cycle, switching the voltage at the input of the L-C filter back and forth between an output voltage of the first boost apparatus and ground in at least two consecutive switching pulses; and during a third time period of the half switching cycle, switching the voltage at the input of the L-C filter back and forth between the positive dc bus and ground, wherein the second time period is between the first time period and the third time period. 2. The method of claim 1 , wherein: during a transition time instant from the first time period to the second time period, the voltage at the input of the L-C filter increases from the positive dc bus to the output voltage of the first boost apparatus. 3. The method of claim 1 , further comprising: during a transition time instant from the second time period to the third time period, the voltage at the input of the L-C filter decreases from the output voltage of the first boost apparatus to the positive dc bus. 4. The method of claim 1 , further comprising: turning off the first boost apparatus when the inverter switches back and forth between ground and the positive dc bus; and turning off the second boost apparatus when the inverter switches back and forth between ground and the negative dc bus. 5. The method of claim 1 , further comprising: during a mode transition from a boost mode to an input de source mode, keeping the third switch off until a voltage across two terminals of an output capacitor of the first boost apparatus is discharged to a level approximately equal to the positive dc bus. 6. The method of claim 1 , further comprising: during a mode transition from a boost mode to an input de source mode, keeping the fourth switch off until a voltage across two terminals of an output capacitor of the second boost apparatus is discharged to a level approximately equal to the negative dc bus. 7. The method of claim 1 , wherein: the isolation switch functions as a freewheeling path between the input of the L-C filter and ground.

Assignees

Inventors

Classifications

  • including plural semiconductor devices as final control devices for a single load · CPC title

  • with automatic control of output voltage or current, e.g. switching regulators · CPC title

  • using semiconductor devices only, e.g. single switched pulse inverters · CPC title

  • H02M7/487Primary

    Neutral point clamped inverters · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9806529B2 cover?
An inverter comprises a first boost apparatus having an input coupled to a positive dc bus, a second boost apparatus having an input coupled to a negative dc bus, a first switch coupled to an input of an L-C filter and the first boost apparatus, a second switch coupled to the input of the L-C filter and the second boost apparatus, a third switch coupled between the positive dc bus and the first…
Who is the assignee on this patent?
Futurewei Technologies Inc
What technology area does this patent fall under?
Primary CPC classification H02M7/487. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).