Display systems

US9805668B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9805668-B2
Application numberUS-201314412988-A
CountryUS
Kind codeB2
Filing dateJul 8, 2013
Priority dateJul 20, 2012
Publication dateOct 31, 2017
Grant dateOct 31, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

We describe a method of reducing artefacts in an image displayed by an active matrix electro-optic display and display driver, the electro-optic display driver comprising a plurality of active matrix pixel drivers each driving a respective pixel of the electro-optic display, each active matrix pixel driver having an associated storage capacitor coupled to a common backplane connection of the display driver, pixels of the electro-optic display having a common pixel electrode, the method comprising: driving the electro-optic display with a null frame during a power-down procedure of the display.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of reducing artefacts in an image displayed by an active matrix non-volatile electro-optic display and non-volatile electro-optic display driver, the non-volatile electro-optic display driver comprising a plurality of active matrix pixel drivers each driving a respective pixel of the non-volatile electro-optic display, each active matrix pixel driver having an associated storage capacitor coupled to a common backplane connection of the non-volatile electro-optic display driver, pixels of the non-volatile electro-optic display having a common pixel electrode, the method comprising: disconnecting said common pixel electrode from a common pixel electrode power supply such that said common pixel electrode is floating; controlling a common backplane power supply to clamp said common backplane connection to a first defined voltage level, wherein said first defined voltage level is a zero volts level; and after said disconnecting and said controlling, driving the non-volatile electro-optic display with a null frame during a power-down procedure of the display, wherein the non-volatile electro-optic display is driven with the null frame whilst the common pixel electrode is floating and the common backplane connection is clamped to the first defined voltage level, and wherein said null frame comprises a frame of data values defining no change in a displayed colour or brightness level. 2. A method as claimed in claim 1 wherein each active matrix pixel driver comprises a driver transistor, coupled to said storage capacitor and having a control input coupled to a pixel select line, the method further comprising clamping said pixel select lines of said active matrix pixel drivers to a second defined voltage level prior to said driving with said null frame. 3. A method as claimed in claim 2 further comprising clamping one or both of said common backplane connection and a said pixel select line to a third defined voltage level, lower than at least one of said first and second voltage levels, subsequent to said clamping to said respective first or second defined voltage level; and wherein said second defined voltage level is a zero volts level. 4. A method as claimed in claim 1 wherein, after said driving with a null frame, a voltage level on said common pixel electrodes changes towards that of a background colour of said non-volatile electro-optic display. 5. A method as claimed in claim 1 wherein each active matrix pixel driver comprises a driver transistor, coupled to said storage capacitor and having a control input coupled to a pixel select line, and wherein said driving with a null frame comprises selecting a plurality of said pixel select lines simultaneously; and where alternate ones of said pixel select lines are selected simultaneously. 6. A method as claimed in claim 1 further comprising driving said non-volatile electro-optic display with a second null frame. 7. A method as claimed in claim 1 further comprising using a power-up procedure to compensate for a tendency of said non-volatile electro-optic display to change away from a background colour during repeated null frame driving; and displaying a preconditioning null frame during said power up procedure. 8. A method as recited in claim 1 wherein said active matrix pixel drivers of said non-volatile electro-optic display driver comprise organic or solution-processed thin film transistors; and wherein said non-volatile electro-optic display is an electrophoretic display. 9. An active matrix non-volatile electro-optic display driver, the non-volatile electro-optic display driver comprising a plurality of active matrix pixel drivers each driving a respective pixel of the non-volatile electro-optic display, each active matrix pixel driver having an associated storage capacitor coupled to a common backplane connection of the non-volatile electro-optic display driver, pixels of the non-volatile electro-optic display having a common pixel electrode, the non-volatile electro-optic display driver further comprising a system to disconnect said common pixel electrode from a common pixel electrode power supply such that said common pixel electrode is floating; control a common backplane power supply to clamp said common backplane connection to a first defined voltage level, wherein said first defined voltage level is a zero volts level; and after said disconnect and said control, drive the non-volatile electro-optic display with a null frame during a power-down procedure of the display, wherein the non-volatile electro-optic display is driven with the null frame whilst the common pixel electrode is floating and the common backplane connection is clamped to the first defined voltage level, and wherein said null frame comprises a frame of data values defining no change in a displayed colour or brightness level. 10. A display driver as recited in claim 9 wherein said active matrix pixel drivers of said non-volatile electro-optic display driver comprise organic or solution-processed thin film transistors; and wherein said non-volatile electro-optic display is an electrophoretic display.

Assignees

Inventors

Classifications

  • Supplementary capacities in pixels having special driving circuits and electrodes instead of being connected to common electrode or ground; Use of additional capacitively coupled compensation electrodes · CPC title

  • Arrangements or methods related to booting a display · CPC title

  • Waveforms for resetting the whole screen at once · CPC title

  • G09G3/344Primary

    based on particles moving in a fluid or in a gas, e.g. electrophoretic devices (electrophoretic devices per se G02F1/167) · CPC title

  • forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9805668B2 cover?
We describe a method of reducing artefacts in an image displayed by an active matrix electro-optic display and display driver, the electro-optic display driver comprising a plurality of active matrix pixel drivers each driving a respective pixel of the electro-optic display, each active matrix pixel driver having an associated storage capacitor coupled to a common backplane connection of the di…
Who is the assignee on this patent?
Flexenable Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/344. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).