Fast switching and ultra-low power compact varactor driver
US-2024356509-A1 · Oct 24, 2024 · US
US9800810B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9800810-B2 |
| Application number | US-201615236234-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 12, 2016 |
| Priority date | Aug 20, 2015 |
| Publication date | Oct 24, 2017 |
| Grant date | Oct 24, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
One imaging apparatus includes a first amplifier circuit, a second amplifier circuit, and a limiter circuit that limits the output of the first amplifier circuit, and further includes a configuration to clamp the output of the limiter circuit. Moreover, another imaging apparatus includes a fully differential amplifier circuit that outputs an amplified noise signal amplified from a noise signal, and an amplified optical signal amplified from an optical signal, and an output limiting circuit that limits each of the amplitude range of the amplified noise signal and the amplitude range the amplified optical signal.
Opening claim text (preview).
What is claimed is: 1. An imaging apparatus comprising: a pixel including an amplifier transistor configured to output a noise signal and an optical signal based on light; an amplification circuit into which the noise signal and the optical signal are input from the amplifier transistor, the amplification circuit including a first and a second amplifier circuit; and a limiter circuit connected to an output node of the first amplifier circuit, wherein the first amplifier circuit outputs, to the second amplifier circuit, a first reference signal amplified from the noise signal, and a first optical signal amplified from the optical signal, the second amplifier circuit includes a capacitive element and an amplifier, the limiter circuit limits the amplitude of the first reference signal output by the first amplifier circuit, the capacitive element is provided on an electric path between the limiter circuit and an input node of the amplifier, and the capacitive element clamps the first reference signal whose amplitude is limited by the limiter circuit. 2. The imaging apparatus according to claim 1 , wherein a difference signal being a difference between the first optical signal and the first reference signal clamped by the capacitive element is input into the amplifier of the second amplifier circuit, and the second amplifier circuit outputs a second optical signal being a signal amplified from the difference signal. 3. The imaging apparatus according to claim 2 , wherein the second amplifier circuit further outputs a second reference signal based on the first reference signal clamped by the capacitive element, and the imaging apparatus further comprises a second limiter circuit configured to limit amplitudes of the second reference signal and the second optical signal. 4. The imaging apparatus according to claim 1 , wherein both of the first amplifier circuit and the second amplifier circuit are fully differential amplifier circuits. 5. The imaging apparatus according to claim 1 , wherein the amplitude of the first optical signal limited by the limiter circuit is larger than the amplitude of the first reference signal limited by the limiter circuit. 6. An imaging apparatus comprising: a pixel including an amplifier transistor configured to output a noise signal and an optical signal based on light; a fully differential amplifier circuit into which the optical signal is input from the amplifier transistor; and an output limiting circuit, wherein the fully differential amplifier circuit includes a first and a second output node, the fully differential amplifier circuit outputs an amplified noise signal amplified from the noise signal from the first and second output nodes, the fully differential amplifier circuit outputs an amplified optical signal amplified from the optical signal from the first and second output nodes, the output limiting circuit is configured to limit the amplitudes of signals output to the first and second output nodes of the fully differential amplifier circuit, the output limiting circuit limits the amplitude of the amplified noise signal to a first amplitude range, and the output limiting circuit limits the amplitude of the amplified optical signal to a second amplitude range wider than the first amplitude range. 7. The imaging apparatus according to claim 6 , wherein the output limiting circuit includes a first transistor, the first transistor is connected at one of main nodes thereof to the first output node, and the first transistor is connected at the other main node thereof to the second output node. 8. The imaging apparatus according to claim 7 , wherein a first voltage is input into a control node of the first transistor during a period of time when the fully differential amplifier circuit outputs the amplified noise signal to limit the amplitude of the amplified noise signal to the first amplitude range, and a second voltage having a value different from the first voltage is input into the control node of the first transistor during a period of time when the fully differential amplifier circuit outputs the amplified optical signal to limit the amplitude of the amplified optical signal to the second amplitude range. 9. The imaging apparatus according to claim 7 , wherein the output limiting circuit further includes a second transistor, the second transistor is connected at one of main nodes thereof to the first output node, the second transistor is connected at the other main node thereof to the second output node, a first voltage is input into a control node of the first transistor during a period of time when the fully differential amplifier circuit outputs the amplified noise signal to limit the amplitude of the amplified noise signal to the first amplitude range, and a second voltage having a value different from the first voltage is input into the control node of the second transistor during a period of time when the fully differential amplifier circuit outputs the amplified optical signal to limit the amplitude of the amplified optical signal to the second amplitude range. 10. The imaging apparatus according to claim 9 , further comprising: a first switch between the first transistor and the first output node, and a second switch between the second transistor and the first output node. 11. The imaging apparatus according to claim 8 , further comprising: a second fully differential amplifier circuit including a first and a second input node; and a second output limiting circuit configured to limit the amplitude of a signal output by the second fully differential amplifier circuit, wherein the first input node is connected to the first output node, the second input node is connected to the second output node, the second fully differential amplifier circuit includes a third and a fourth output node, the second output limiting circuit includes a third and a fourth transistor, the third transistor is connected at one of main nodes thereof to the third output node, the third transistor is connected at the other main node thereof to the fourth output node, the fourth transistor is connected at one of main nodes thereof to the third output node, the fourth transistor is connected at the other main node thereof to the fourth output node, the second fully differential amplifier circuit outputs a second amplified noise signal amplified from the amplified noise signal from the third and fourth output nodes, the second fully differential amplifier circuit outputs a second amplified optical signal amplified from the amplified optical signal from the third and fourth output nodes, a third voltage is input into a control node of the third transistor during a period of time when the second fully differential amplifier circuit outputs the second amplified noise signal to limit the amplitude of the second amplified noise signal, and a fourth voltage having a value different from the third voltage is input into a control node of the fourth transistor during a period of time when the second fully differential amplifier circuit outputs the second amplified optical signal to limit the amplitude of the second amplified optical signal. 12. The imaging apparatus according to claim 11 , wherein the first and third voltages have the same value, and accordingly the amplitude of the second amplified noise signal is limited to the first amplitude range, and the second and fourth voltages have the same value, and accordingly the amplitude of the second amplified optical signal is limited to the second amplitude range. 13. The imaging apparatus according to claim 6 , further comprising
using IC blocks as the active amplifying circuit · CPC title
the output amplifying stage of an amplifier comprising two power stages · CPC title
the FBC comprising one or more capacitors, not being switched capacitors, and being coupled between the LC and the IC · CPC title
the LC comprising one switch · CPC title
the IC comprising one or more capacitors, e.g. coupling capacitors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.