Solid-state imaging device with channel stop region with multiple impurity regions in depth direction and method for manufacturing the same

US9799691B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9799691-B2
Application numberUS-201615296933-A
CountryUS
Kind codeB2
Filing dateOct 18, 2016
Priority dateNov 14, 2002
Publication dateOct 24, 2017
Grant dateOct 24, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Channel stop sections formed by multiple times of impurity ion implanting processes. Four-layer impurity regions are formed across the depth of a semiconductor substrate (across the depth of the bulk), so that a P-type impurity region is formed deep in the semiconductor substrate; thus, incorrect movement of electric charges is prevented. Other four-layer impurity regions of another channel stop section are decreased in width step by step across the depth of the substrate, so that the reduction of a charge storage region of a light receiving section due to the dispersion of P-type impurity in the channel stop section is prevented in the depth of the substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. An imaging device, comprising: a semiconductor substrate having a first side and a second side opposite to the first side; a first photoelectric conversion section and a second photoelectric conversion section disposed in the semiconductor substrate; a transfer electrode adjacent to the first side of the semiconductor substrate; a channel stop section disposed between the first photoelectric conversion section and the second photoelectric conversion section; wherein, the first and second photoelectric conversion sections each include an N-type region, the channel stop section includes a P-type region, and a cross-section shape of the channel stop section is tapered in a direction from the first side to the second side. 2. The imaging device according to claim 1 , wherein the channel stop section has a plurality of adjoining impurity regions including at least a first impurity region and a second impurity region associated with the first impurity region disposed along the direction from the first side to the second side. 3. The imaging device according to claim 2 , further comprising a third impurity region associated with the second impurity region along the direction from the first side to the second side, wherein when viewed in the direction from the first side to the second side, a cross-sectional area of the third impurity region is smaller than a cross-sectional area of the second impurity region. 4. The imaging device according to claim 2 , wherein each of the impurity regions, when viewed in a direction of increasing depth of the semiconductor substrate, has a generally uniform cross-sectional area that is different for at least two of the impurity regions. 5. The imaging device according to claim 2 , wherein each of the impurity regions, when viewed in a direction of increasing depth of the semiconductor substrate, has a generally uniform cross-sectional area that is different for at least two of the impurity regions. 6. The imaging device according to claim 4 , wherein, for each of the impurity regions in the direction of increasing depth of the semiconductor substrate, the generally uniform cross-sectional area is less than that of a preceding adjoining impurity region. 7. The imaging device according to claim 3 , wherein each of the impurity regions, when viewed in the direction from the first side to the second side, has a generally uniform cross-sectional area and wherein, for each of the impurity regions in the direction from the first side to the second side, the generally uniform cross-sectional area is less than that of a preceding adjoining impurity region. 8. The imaging device according to claim 2 , wherein each of the impurity regions, when viewed in a direction of increasing depth of the semiconductor substrate, has a generally uniform cross-sectional area equal to the generally uniform cross-sectional area of each other impurity region of the plurality of adjoining impurity regions. 9. The imaging device according to claim 2 , further comprising a third impurity region associated with the second impurity region along the direction from the first side to the second side, wherein each of the impurity regions, when viewed in the direction from the first side to the second side, has a generally uniform cross-sectional area equal to the generally uniform cross-sectional area of each other impurity region of the plurality of adjoining impurity regions. 10. The imaging device according to claim 2 , wherein each of the impurity regions has an ion concentration different from the ion concentration of at least one other impurity region. 11. The imaging device according to claim 3 , wherein each of the impurity regions has an ion concentration different from the ion concentration of at least one other impurity region. 12. The imaging device according to claim 1 , wherein the imaging device is a CCD imaging device. 13. The imaging device according to claim 1 , wherein the imaging device is a CMOS imaging device. 14. An imaging device comprising: a semiconductor substrate having a first side and a second side opposite to the first side; a first photoelectric conversion section and a second photoelectric conversion section disposed in the semiconductor substrate; a transfer electrode adjacent to the first side of the semiconductor substrate; a channel stop section disposed between the first photoelectric conversion section and the second photoelectric conversion section; and an overflow barrier disposed in the semiconductor substrate; wherein, the channel stop section is in contact with the overflow barrier, the first and second photoelectric conversion sections each include an N-type region, the channel stop section includes a P-type region, and a cross-section shape of the channel stop section is tapered in a direction from the first side to the second side. 15. The imaging device according to claim 14 , wherein the channel stop section has a plurality of adjoining impurity regions including at least a first impurity region and a second impurity region associated with the first impurity region disposed along the direction from the first side to the second side. 16. The imaging device according to claim 15 , further comprising a third impurity region associated with the second impurity region along the direction from the first side to the second side, wherein the cross-sectional area of the third impurity region is smaller than a cross-sectional area of the second impurity region. 17. The imaging device according to claim 15 , wherein each of the impurity regions, when viewed in a direction of increasing depth of the semiconductor substrate, has a generally uniform cross-sectional area that is different for at least two of the impurity regions. 18. The imaging device according to claim 15 , wherein each of the impurity regions has an ion concentration different from the ion concentration of at least one other impurity region. 19. The imaging device according to claim 14 , wherein the imaging device is a CCD imaging device. 20. The imaging device according to claim 14 , wherein the imaging device is a CMOS imaging device.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9799691B2 cover?
Channel stop sections formed by multiple times of impurity ion implanting processes. Four-layer impurity regions are formed across the depth of a semiconductor substrate (across the depth of the bulk), so that a P-type impurity region is formed deep in the semiconductor substrate; thus, incorrect movement of electric charges is prevented. Other four-layer impurity regions of another channel sto…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/14616. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 24 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).