Vertical cavity surface emitting laser array and method for manufacturing vertical cavity surface emitting laser array

US9787062B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9787062-B2
Application numberUS-201615209973-A
CountryUS
Kind codeB2
Filing dateJul 14, 2016
Priority dateSep 3, 2015
Publication dateOct 10, 2017
Grant dateOct 10, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A vertical cavity surface emitting laser array includes a contact layer formed on a substrate; mesa structures formed on the contact layer, each mesa structure including a first semiconductor multilayer reflector of a first conductivity type, an active region on the first semiconductor multilayer reflector, and a second semiconductor multilayer reflector of a second conductivity type on the active region; a first metal layer formed on the contact layer around the mesa structures, a portion of the first metal layer serving as an electrode pad of the first conductivity type; an insulating film formed on the first metal layer; and a second metal layer formed on the insulating film, a portion of the second metal layer serving as an electrode pad of the second conductivity type. The mesa structures are electrically connected in parallel.

First claim

Opening claim text (preview).

What is claimed is: 1. A vertical cavity surface emitting laser array comprising: a contact layer formed on a substrate; a plurality of mesa structures formed on the contact layer, each mesa structure including a first semiconductor multilayer reflector of a first conductivity type, an active region on the first semiconductor multilayer reflector, and a second semiconductor multilayer reflector of a second conductivity type on the active region, a first metal layer formed on the contact layer around the mesa structures, a portion of the first metal layer serving as an electrode pad of the first conductivity type; an insulating film formed on the first metal layer; and a second metal layer formed on the insulating film, a portion of the second metal layer serving as an electrode pad of the second conductivity type, wherein the mesa structures are electrically connected in parallel. 2. The vertical cavity surface emitting laser array according to claim 1 , wherein the electrode pad of the second conductivity type is formed on a multilayer body including the first metal layer formed on the contact layer and the insulating film formed on the first metal layer. 3. The vertical cavity surface emitting laser array according to claim 1 , wherein the electrode pad of the second conductivity type is formed on the insulating film formed directly on the contact layer. 4. The vertical cavity surface emitting laser array according to claim 1 , wherein the first metal layer and the second metal layer are each formed of a single continuous metal layer. 5. The vertical cavity surface emitting laser array according to claim 1 , wherein the electrode pad of the first conductivity type and the electrode pad of the second conductivity type each have an area large enough to enable a plurality of bonding wires to be connected thereto. 6. The vertical cavity surface emitting laser array according to claim 1 , wherein the electrode pad of the first conductivity type and the electrode pad of the second conductivity type each have a width that is substantially equal to a width of the substrate. 7. The vertical cavity surface emitting laser array according to claim 1 , wherein a size of the first metal layer and a size of the second metal layer are substantially equal in a region in which the mesa structures are formed. 8. The vertical cavity surface emitting laser array according to claim 1 , wherein the first metal layer covers at least portions of side surfaces of the first semiconductor multilayer reflectors. 9. The vertical cavity surface emitting laser array according to claim 1 , wherein the second metal layer covers entireties of side surfaces of the mesa structures with the insulating film interposed therebetween. 10. The vertical cavity surface emitting laser array according to claim 1 , wherein each mesa structure includes a first mesa including the second semiconductor multilayer reflector and the active region, and a second mesa including the first semiconductor multilayer reflector and having an external shape larger than an external shape of the first mesa. 11. The vertical cavity surface emitting laser array according to claim 10 , wherein the first metal layer covers side surfaces of the first semiconductor multilayer reflectors and portions of top surfaces of the first semiconductor multilayer reflectors. 12. A vertical cavity surface emitting laser array comprising: a plurality of light emitting portions having mesa structures; a first metal layer formed on a bottom surface around the mesa structures, a portion of the first metal layer serving as an electrode pad of a first conductivity type; an insulating film formed on the first metal layer; and a second metal layer formed on the insulating film, a portion of the second metal layer serving as an electrode pad of a second conductivity type, wherein the mesa structures are electrically connected in parallel. 13. A method for manufacturing a vertical cavity surface emitting laser array comprising: etching semiconductor layers so that a contact layer is exposed to form mesa structures of the semiconductor layers, the semiconductor layers being formed on a substrate and including the contact layer, first semiconductor multilayer reflectors of a first conductivity type, active regions, and second semiconductor multilayer reflectors of a second conductivity type; forming a first metal layer that covers a region including the contact layer around the mesa structures, a portion of the first metal layer serving as an electrode pad of the first conductivity type; forming an insulating film on the first metal layer in a region excluding top surfaces of the mesa structures; and forming a second metal layer on the insulating film in a region including portions of the top surfaces of the mesa structures, a portion of the second metal layer serving as an electrode pad of the second conductivity type.

Assignees

Inventors

Classifications

  • having positive and negative electrodes on the same side of the substrate · CPC title

  • characterised by the shape · CPC title

  • by oxidizing at least one of the DBR layers · CPC title

  • Specific passivation layers on surfaces other than the emission facet · CPC title

  • H01S5/423Primary

    having a vertical cavity · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9787062B2 cover?
A vertical cavity surface emitting laser array includes a contact layer formed on a substrate; mesa structures formed on the contact layer, each mesa structure including a first semiconductor multilayer reflector of a first conductivity type, an active region on the first semiconductor multilayer reflector, and a second semiconductor multilayer reflector of a second conductivity type on the act…
Who is the assignee on this patent?
Fuji Xerox Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01S5/423. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 10 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).