Lateral DMOS Device with Dummy Gate
US-2017005193-A1 · Jan 5, 2017 · US
US9786741B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9786741-B2 |
| Application number | US-201414908846-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 13, 2014 |
| Priority date | Jul 31, 2013 |
| Publication date | Oct 10, 2017 |
| Grant date | Oct 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A silicon carbide semiconductor device includes a silicon carbide layer and a gate insulating layer. The silicon carbide layer has a main surface. The gate insulating layer is arranged as being in contact with the main surface of the silicon carbide layer. The silicon carbide layer includes a drift region having a first conductivity type, a body region having a second conductivity type different from the first conductivity type and being in contact with the drift region, a source region having the first conductivity type and arranged as being spaced apart from the drift region by the body region, and a protruding region arranged to protrude from at least one side of the source region and the drift region into the body region, being in contact with the gate insulating layer, and having the first conductivity type.
Opening claim text (preview).
The invention claimed is: 1. A silicon carbide semiconductor device, comprising: a silicon carbide layer having a main surface; and a gate insulating layer arranged as being in contact with said main surface of said silicon carbide layer, said silicon carbide layer including a drift region having a first conductivity type, a body region having a second conductivity type different from said first conductivity type and being in contact with said drift region, a source region having said first conductivity type and arranged as being spaced apart from said drift region by said body region, and a protruding region arranged to protrude from at least one side of said source region and said drift region into said body region, being in contact with said gate insulating layer, and having said first conductivity type, wherein the protruding region has a pair of protruding region portions opposed to each other in a cross-sectional view, and wherein a portion of the drift region is provided between the pair of protruding region portions. 2. The silicon carbide semiconductor device according to claim 1 , wherein said protruding region includes a first protruding region arranged to protrude from a side of said drift region into said body region and a second protruding region arranged to protrude from a side of said source region into said body region. 3. The silicon carbide semiconductor device according to claim 2 , wherein a dimension of said first protruding region along a direction in parallel to said main surface is greater than a dimension of said first protruding region along a direction perpendicular to said main surface and a dimension of said second protruding region along the direction in parallel to said main surface is greater than a dimension of said second protruding region along the direction perpendicular to said main surface. 4. The silicon carbide semiconductor device according to claim 2 , wherein a dimension of each of said first protruding region and said second protruding region along a direction perpendicular to said main surface is smaller than half a dimension of said source region along the direction perpendicular to said main surface. 5. The silicon carbide semiconductor device according to claim 2 , wherein a dimension of each of said first protruding region and said second protruding region along a direction perpendicular to said main surface is smaller than 100 nm. 6. The silicon carbide semiconductor device according to claim 2 , wherein in said body region, a length of a channel region being in contact with said main surface and lying between said first protruding region and said second protruding region is smaller than 0.5 μm. 7. The silicon carbide semiconductor device according to claim 2 , wherein in said body region, a length of a channel region being in contact with said main surface and lying between said first protruding region and said second protruding region is smaller than a length of said channel region corresponding to a threshold voltage which is 90% of an ideal threshold voltage, wherein the ideal threshold voltage is a threshold voltage to which the threshold voltage is asymptotic when a channel length is increased. 8. The silicon carbide semiconductor device according to claim 1 , wherein said protruding region is arranged to protrude from one side of said source region and said drift region into said body region. 9. The silicon carbide semiconductor device according to claim 8 , wherein said protruding region is arranged to protrude from a side of said drift region into said body region, and said silicon carbide layer further includes a first-conductivity-type region protruding from said protruding region into said drift region, being in contact with said gate insulating layer, and being higher in impurity concentration than said drift region. 10. The silicon carbide semiconductor device according to claim 8 , wherein a dimension of said protruding region along a direction in parallel to said main surface is greater than a dimension of said protruding region along a direction perpendicular to said main surface. 11. The silicon carbide semiconductor device according to claim 8 , wherein a dimension of said protruding region along a direction perpendicular to said main surface is smaller than half a dimension of said source region along the direction perpendicular to said main surface. 12. The silicon carbide semiconductor device according to claim 8 , wherein a dimension of said protruding region along a direction perpendicular to said main surface is smaller than 100 nm. 13. The silicon carbide semiconductor device according to claim 8 , wherein in said body region, a length of a channel region being in contact with said main surface and lying between said protruding region and an end portion of said body region opposed to said protruding region is smaller than 0.5 μm. 14. The silicon carbide semiconductor device according to claim 8 , wherein in said body region, a length of a channel region being in contact with said main surface and lying between said protruding region and an end portion of said body region opposed to said protruding region is smaller than a length of said channel region corresponding to a threshold voltage which is 90% of an ideal threshold voltage, wherein the ideal threshold voltage is a threshold voltage to which the threshold voltage is asymptotic when a channel length is increased. 15. The silicon carbide semiconductor device according to claim 1 , wherein said protruding region is higher in impurity concentration than said body region. 16. The silicon carbide semiconductor device according to claim 1 , wherein an n-type is defined as said first conductivity type and a p-type is defined as said second conductivity type. 17. A method for manufacturing a silicon carbide semiconductor device, comprising the steps of: forming a silicon carbide layer having a main surface; and forming a gate insulating layer in contact with said main surface of said silicon carbide layer, said silicon carbide layer including a drift region having a first conductivity type, a body region having a second conductivity type different from said first conductivity type and being in contact with said drift region, a source region having said first conductivity type and arranged as being spaced apart from said drift region by said body region, and a protruding region arranged to protrude from at least one side of said source region and said drift region into said body region, being in contact with said main surface, and having said first conductivity type, wherein the protruding region has a pair of protruding region portions opposed to each other in a cross-sectional view, and wherein a portion of the drift region is provided between the pair of the protruding region portions. 18. The method for manufacturing a silicon carbide semiconductor device according to claim 17 , wherein said step of forming a silicon carbide layer includes the steps of forming a mask layer in contact with said body region at said main surface and forming said protruding region in contact at least with said body region by using said mask layer. 19. The method for manufacturing a silicon carbide semiconductor device according to claim 18 , wherein said step of forming said protruding region includes the steps of forming a first protruding region arranged to protrude from a side of said drift region into said body region and forming a first-conductivity-type region protruding from said f
using masks · CPC title
Silicon carbide · CPC title
of vertical IGBTs · CPC title
of vertical DMOS [VDMOS] FETs · CPC title
Vertical IGBTs · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.